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Kurzdarstellung
Das Flüssig-Argon-Kalorimeter des ATLAS-Detektors am CERN bei Genf wird für den Be-
trieb am LHC mit erhöhter Luminosität im Rahmen mehrerer Upgrades (Phase-0, I und II)
mit verbesserter Auslese- und Triggerelektronik ausgestattet. Ein besonderes Augenmerk
liegt hierbei auf der frühzeitigen Digitalisierung der Detektorrohdaten und deren folgen-
de digitale Übertragung sowie Verarbeitung mittels FPGAs bereits für den Level-1 Trigger.
Die Upgrades sehen zusätzlich vor, dem Level-1 Trigger eine höhere Ortsauflösung bereit-
zustellen um seine Leistungsfähigkeit der Energierekonstruktion von niedrigenergetischen
Teilchen bei erhöhter Kollisionsrate zu verbessern.
Der erste Teil dieser Dissertation beinhaltet die Entwicklung und Umsetzung einer modu-
laren Detektorsimulationsumgebung, AREUS, mit der verschiedene Filteralgorithmen zur
Energierekonstruktion sowie deren Performanz in Abhängigkeit der erwarteten digitalisier-
ten Detektorrohdaten analysiert werden können. Dabei wurde in der Simulationsumge-
bung die Funktionalität der Rechenarithmetik der später verwendeten FPGAs berücksich-
tigt. Verschiedener Filteralgorithmen, im Besonderen der Optimal Filter und ein Wiener
Filter mit Korrekturglied, werden im Hinblick auf ihre Performanz der Energierekonstruk-
tion für das zukünftige Triggersystem des Flüssig-Argon-Kalorimeters diskutiert.
Der zweite Teil dieser Arbeit beschäftigt sich mit der Hochgeschwindigkeitsdatenübertra-
gung zur Erfassung von Triggerdaten. Zu diesem Zweck wird ein generischer 10 Gigabit
Ethernet UDP Stack in VHDL entworfen, der als Teil der Ausleseelektronik eines Demon-
strator-Testaufbaus im Rahmen des Phase-0 Upgrades in einem ALTERA® Stratix-IV FPGA
aktuell zum Einsatz kommt. Nach Implementierung in einem Prototypen einer Auslesekar-
te konnte ein Transfer von Detektordaten realisiert werden. Eine Überprüfung am Demon-
strator-Testaufbau, welcher im ATLAS Detektor installiert ist, schließt diese Dissertation
ab. Sie hat eine korrekte Übertragung von Triggersignalen des Flüssig-Argon-Kalorimeters
erfolgreich bestätitgt.
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Abstract
The Liquid Argon calorimeter of the ATLAS detector at CERN near Geneva is equipped with
improved readout and trigger electronics for the operation at higher luminosity LHC in the
frame of several upgrades (Phase-0, I, and II). Special attention is given to an early digiti-
sation of detector raw data and their following digital data transmission and processing via
FPGAs already for the Level-1 trigger. The upgrades additionally foresee to provide higher
spatial granularity information for the Level-1 trigger in order to improve its performance
for low momentum single particles at increased collision rates.
The first part of this dissertation contains the development and implementation of a mo-
dular detector simulation framework, AREUS, which allows to analyse different filter al-
gorithms for the energy reconstruction as well as their performance with respect to the
expected digitised detector raw data. In this detector simulation framework the detailed al-
gorithmic functionality of the FPGAs has been taken into account. Various filter algorithms,
especially the Optimal Filter and a Wiener Filter with Forward Correction, are discussed
with regard to their performance in energy reconstruction of the future Liquid Argon calo-
rimeter trigger system.
In the second part of this thesis, the high-speed data transfer for the acquisition of the
trigger data is being developed. For this purpose, a generic 10 Gigabit Ethernet UDP stack
is designed in VHDL, that is currently applied in an ALTERA® Stratix-IV FPGA as part of the
readout electronics of a demonstrator setup in the context of the Phase-0 Upgrade. After
implementation in a prototype electronics board, data transfer from the detector front-
end is realised. A successful test in the demonstrator setup installed in the ATLAS detector
verifying the correct transmission of the Liquid Argon calorimeter trigger signals concludes
this work.
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1 Introduction
The study of the fundamental forces and the desire to describe them by a unified model
drives the current era of particle physics. Three of these forces are successfully combined
by the Standard Model, a theory developed by Glashow, Salam and Weinberg [1–3]. It is a
mathematical theory describing the basic constituents of matter and their interaction and
is shortly summarised in chapter 2.
It is the task of experimental facilities like the Large Hadron Collider (LHC) [4] at CERN (Eu-
ropean Organisation for Nuclear Research) near Geneva to thoroughly test the predictions
of such a model.
The Liquid Argon (LAr) calorimeter as part of the ATLAS (A Toroidal LHC ApparatuS) de-
tector [5], one of the four main experiments at the LHC and being further introduced in
chapter 3, has played a key role in this aspect. It provides high precision energy measure-
ments of electromagnetically interacting particles originating from proton-proton collision
for the purpose of detecting rare particle interactions and comparing them to theory pre-
dictions.
Huge effort is required to identify interesting particle interactions and to separate them
from the large number of total events registered by the detector. This task is achieved by
the means of a complex trigger system which reduces the resulting data to be transferred
off detector to a manageable level.
In order to maintain its good performance at increased collision rates for the operation in
the conditions of the higher luminosity LHC, motivated by the seek for higher event counts
of rare processes, the LAr calorimeter is equipped with advanced trigger and readout elec-
tronics in the context of a series of upgrades [6, 7] applied to the detector (Phase-0, Phase-I
and Phase-II scheduled for the years 2014, 2018 and 2022 respectively). Especially the early
digitisation and pre-processing of detector raw data with the help of Field Programmable
Gate Arrays (FPGAs) to provide them to the Level-1 (L1) trigger including their digital trans-
mission are major upgrade intentions. In addition, the granularity of the detector data
provided to the L1 trigger is increased to allow running algorithms with high background
rejection efficiency already at the first stage of triggering as bandwidth for data transport
off detector is limited.
The LAr Trigger Digitizer Boards (LTDBs) as part of the new front-end electronics carry out
digitisation. Their data is received by LAr Digital Processing Blades (LDPBs), part of the
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new back-end electronics, performing the pre-processing and interconnect to the trigger
system. Both types of boards are supposed to be deployed for the entire LAr calorimeter in
the Phase-I Upgrade. The Phase-0 upgrade comprises a demonstrator setup verifying the
feasibility of the envisaged system in a constrained detector area.
The time grid for digitisation and data processing is determined by the collision rate of
the LHC and are further imposed by the trigger logic: Particle bunches collide at a rate of
40 MHz generating new raw data for each bunch crossing every 25 ns. For the upgraded
readout electronics [8], introduced in more detail in chapter 4, this leads to an expected
total data rate of 25 Tbit/s. Furthermore, a very stringent latency constraint of 150 ns is
foreseen for the energy reconstruction algorithm as part of the data pre-processing for the
trigger.
In the context of this thesis, in the first part, different digital filter algorithms for the pre-
trigger energy reconstruction from the digitised raw data of the detector are developed,
analysed and compared. Chapter 5 is devoted to an introduction of filter algorithms and
chapter 6 lays out constraints and design considerations for their possible application in
the upgraded readout electronics in particular. The Optimal Filter [9], currently applied in
the post-trigger readout electronics of the LAr calorimeter, is taken as a baseline and its
portability to the pre-trigger stage is evaluated. Applying this filter already in the untrig-
gered domain yields in the issue of running in an undetermined, continuous time regime
without any time reference with respect to the origin of an energy deposition. Hence, the
process of energy reconstruction done by any filter applied must be extended with or incor-
porate a feature to identify the respective bunch crossing. Several possible techniques to
establish such a feature by extending the Optimal Filter have been investigated, the easiest
being a Maximum Finder.
The lack of these methods is shown in this work and a more sophisticated approach for the
filtering algorithm, a Wiener Filter with Forward Correction, is proposed and described in
detail in section 6.3.3. This algorithm incorporates the feature of identifying the respective
bunch crossing by design and is compatible in performance with the Optimal Filter. Also its
feasibility in hardware is proven and a possible implementation for a Xilinx® Virtex FPGA
has been developed.
For the purpose of evaluating different filter algorithms in beforehand, a standalone detec-
tor simulation framework, called AREUS [10], has been developed. It is designed strictly in a
modular and configurable architecture. It allows not only to simulate the effects of the sev-
eral candidate filter algorithms, but also takes into account the full chain of the upgraded
readout electronics of the LAr calorimeter. This begins with combining single detector cells
to Super Cells as foreseen for the Phase-I Upgrade, includes a digitisation module applying
the respective pulse shape and sampling of the analogue signal into the digital domain,
and, of course, various filter algorithms and modules dedicated to their performance anal-
ysis. The detector simulation framework AREUS and the results on the filter performance
gained with it are presented in chapter 7 and chapter 8, respectively.
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In the context of the demonstrator setup of the LAr calorimeter upgrade, pre-prototype
boards of the LDPB compliant with the state-of-the-art ATCA technology are available that
require firmware for their proper operation. In the second part of this thesis, the aspect of
high-speed digital data transmission is brought into focus and a direct contribution to the
demonstrator setup is made. Platform independent, low latency firmware for the readout
of monitoring data of the LDPB is developed that allows a communication with the LDPB
via 10 Gigabit Ethernet (XGbE) as made accessible by the ATCA technology. The firmware
comprises a custom UDP stack and, as required by the Ethernet standard, also supports the
lower level protocols ARP and ICMP.
For the firmware implementation a stringent concept of modularity is applied to grant easy
maintenance and flexibility for future improvements or extensions. The UDP stack has
been tested successfully on its target device, a pre-prototype of the LDPB being equipped
with an ALTERA® Stratix-IV FPGA, at the demonstrator setup at CERN. The firmware devel-
oped is laid out in chapter 9, including an overview of the demonstrator setup (section 9.1)
and a brief technical introduction (section 9.2) as well as a presentation of first measure-
ments of calibration runs of the demonstrator setup (section 9.5.4) that have only been
possible thanks to the firmware developed.
3

2 The Standard Model of Particle
Physics
This chapter is dedicated to the Standard Model of particle physics [1–3, 11–16] which is
a theory describing the interactions of the known basic subatomic particles and combin-
ing three of the four known fundamental forces in nature. The study of those fundamental
forces is subject to basic research and large effort is spent to probe the current understand-
ing of the model.
The Standard model unites the electromagnetic theory (the theory of electromagnetic forces
between electrically charged particles and light), the electroweak theory (the theory of ra-
dioactive decay and nuclear fusion of subatomic particles) and the theory of strong inter-
action (the theory of the nuclear force). The fourth fundamental force, gravitation, is not
covered by the Standard Model. Due to this imperfection, the Standard Model is also re-
ferred to as ’theory of almost everything’ [17].
2.1 Theoretical Formulation
From the mathematical point of view, the Standard Model of particle physics is a relativistic
and renormalisable quantum field theory based on the local gauge symmetry of the unitary
product group SU (3)C ×SU (2)L ×U (1)Y . Given the Noether’s theorem [18], an associated
conservation law arises for each continuous symmetry.
This symmetry group arises from the postulated incorporated symmetries of the effective
theory:
• Global Poincaré symmetry [19], the symmetry of special relativity including the sym-
metry under translations, rotations and boosts. As a result, the four-momentum
is conserved. The irreducible Wigner representation of the Poincaré group [20] in-
volves an integer or half-integer spin index which naturally introduces bosons and
fermions.
• Invariance under local gauge symmetries [21]. For the symmetry group of the Stan-
dard Model, this leads to another set of three conserved quantities, called the weak
hypercharge Y , the weak isospin T3 and the colour C .
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The fundamental forces are carried by gauge bosons which act as mediator fields. Table 2.1
lists them for the different symmetry groups of the Standard Model and associates the con-
served charges and coupling constants.
Table 2.1: Overview of the symmetry groups of the Standard Model with corresponding
gauge bosons, associated charge and coupling constants. The bosons act as mediators of
the different forces.
symmetry group gauge boson associated charge coupling
U (1)Y Bµ weak hypercharge gY
SU (2)L W aµ (a = 1,2,3) weak isospin gw
SU (3)C G aµ (a = 1, . . . ,8) colour gs
2.2 Electroweak Interaction
The existence of neutrinos as electrically neutral particles obliges to enhance the pure the-
oretical model of the Standard Model presented so far as U (1)Y does not permit neutral-
ity and hence cannot be asserted to the symmetry group of Quantum Electrodynamics
(QED).
To overcome this issue, a rotation of SU (2)L ×U (1)Y to SU (2)w ×U (1)em is required [1, 3],
introducing the weak mixing angle θW , also called Weinberg angle,
sinθW = gw√
g 2w + g 2Y
. (2.1)
By this mixing, the electric charge Q, the elementary quantity in QED, is related to weak
hypercharge Y and isospin T3 by
Q = T3+ 1
2
Y . (2.2)
Consistently, also the gauge bosons mix according to the rotation(
Aµ
Zµ
)
=
(
cosθw sinθw
−sinθw cosθw
)(
Bµ
W 3µ
)
, (2.3)
W ±µ =
1p
2
(
W 1µ ∓ iW 2µ
)
. (2.4)
In this representation, the resulting mathematical expressions Aµ, Zµ and W ±µ can now be
identified with the physical gauge bosons of the photon (γ), the Z and the W bosons.
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The sector of strong interaction, described with the SU (3)C symmetry group of the Stan-
dard Model, is mediated via gluons. Two peculiar properties are manifested in Quantum
Chromodynamics (QCD) [14, 15, 22–24]:
• Confinement: The force between particles does increase upon separation. Hence,
quarks cannot be isolated as the energy of the gluon field excites a new pair of quarks
which confines the first mentioned quark before a possible liberation. Quarks are
hence always bound into hadrons.
• Asymptotic freedom [16]: Due to the force of QCD diminishing with decreasing dis-
tance, particles are referred to be asymptotically free, especially at high energies. This
property predicts the existence of the quark-gluon plasma.
For the charge of QCD, the colour, three different states are possible, referred to as red,
green and blue in the style of the additive RGB colour space.
The quarks as constituents of observable colourless hadrons port either a colour or anti-
colour and compose hadrons by compounding a coloured and anti-coloured quark (so-
called mesons) or three differently coloured (or anti-coloured) quarks (so-called baryons).
The eight force-mediating gluons of QCD divide into six colour-changing and two colour-
neutral ones.
2.4 Spontaneous Symmetry Breaking and Masses
The mathematical description of the Standard Model presented up to now only allows
massless particles. This obviously contradicts observation.
Masses are inserted into the Standard Model via the Higgs mechanism by spontaneous
symmetry breaking [25–29]: An additional scalar field H (Higgs boson) with vacuum ex-
pectation value v is introduced.
The strength of the coupling of the Higgs field with a particle (boson or fermion) directly
correlates with the mass of the particle. Two free parameters (λ and µ) are introduced by
this mechanism to define the potential of this field, and deductively, the mass of the Higgs
boson, which is therefore not predicted by the model itself:
m2H =−2µ2 = 2λv2. (2.5)
The mass terms for the gauge bosons of electroweak sector are given by
mW ± =
gw v
2
, mZ = gw v
2cosθw
, and mγ = 0. (2.6)
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The masses of fermions are given by
m f =
1p
2
v y f , (2.7)
with y f being the fermion specific so-called Yukawa couplings.
2.5 Matter Content
The aforementioned elementary particles can be brought into order. A first differentiation
is the spin, introduced by the Poincaré group, separating fermions (half integer value) from
bosons (integer value). A second distinction is the participation of particles in strong force;
those which do interact strongly, are called quarks, the others (’light particles’) are called
leptons.
An overlaying hierarchy in the fermionic sector is introduced by the mass spectrum group-
ing them into three generations. In all generations, the properties of particles except mass
are identical.
Figure 2.1 gives an overview of the matter content of the Standard Model, grouped into
quarks, leptons and gauge bosons.
2.6 Experimental Veriﬁcation
Numerous experiments in the field of particle physics have helped to manifest the Standard
Model as a fundamental theory being well in accordance with nature.
The picture as presented in figure 2.1 has not been complete until very recently. To give
examples, the discovery of the heaviest lepton, the τ-lepton was in 1975 [31]; the W and Z
bosons were discovered in 1983 [32, 33]; the experimental discovery of the top quark being
predicted by the Standard Model could only be claimed in 1995 [34]; and finally the miss-
ing piece of the Higgs boson could not be brought to discovery before huge experimental
efforts at the LHC in 2012 [35, 36].
2.7 Imperfections, Deﬁcits and Limitations
Although the Standard Model is a well established theory of (partially) experimentally ver-
ified predictions, it lacks several aspects and leaves room for improvements [37].
8
2.7 Imperfections, Deficits and Limitations
≈PKT0MeVSc²
ESP u
up
PST
≈OK80MeVSc²
ESP d
down
REST
≈EKP7N0GeVSc²
ESP
c
charm
PST
≈9N0MeVSc²
ESP
s
strange
REST
≈E7TKL70GeVSc²
ESP t
top
PST
≈OKE80GeVSc²
ESP b
bottom
REST
L
E
g
gluon
L
LKNEE0MeVSc²
ESP
e
electron
RE
ELNK70MeVSc²
ESP
μ
muon
RE
EK7770GeVSc²
ESP τ
tau
RE
<PKP0eVSc²
ESP νe
electron
neutrino
L
<LKE70MeVSc²
ESP νμL
muon
neutrino
<ENKN0MeVSc²
ESP ντL
tau
neutrino
8LKO0GeVSc²
E W
W0boson
±E
9EKP0GeVSc²
E Z
Z0boson
L
L
E
photon
L γ
≈EPB0GeVSc²
L HL
Higgs
boson
mass
charge
spin
Q
U
A
R
K
S
LE
P
TO
N
S
G
A
U
G
E
0B
O
S
O
N
S
Figure 2.1: Overview of the elementary particles of the Standard Model of Particle
Physics [30]. Masses, electrical charge and spin are indicated and the interaction with
the fundamental forces via their respective gauge bosons are highlighted.
The first great leak of the Standard Model is its inability to describe gravitation as the fourth
fundamental force. Another unsatisfactory point of the Standard Model are its free pa-
rameters and, moreover, the rather complicated unitary product group representation of
SU (3)×SU (2)×U (1) including the peculiar way of the electroweak mixing. The Higgs mech-
anism does well give a mathematical description of mass within the Standard Model, but
at the price of another accompanying free parameter for each fermion.
Hence, the Standard Model can never be the final description of nature and is considered
an effective field theory. The combined effort of theoretical and experimental particle
physicists seeks for more general theories (Grand Unified Theory (GUT) [38, 39]) and their
verification in an experimental setup. The Standard Model may, however, be valid up to the
GUT energy scale (1×1016 GeV).
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3 LHC, ATLAS and the Liquid
Argon Calorimeter System
This chapter is dedicated to the presentation of the ATLAS experiment [5] and, in more
detail, the Liquid Argon (LAr) calorimeter readout system.
In the following chapter special attention will be given to the upgrade of this detector [6, 7]
and its readout components that drive the main motivation for this work.
3.1 The Large Hadron Collider
The Large Hadron Collider (LHC) [4] is the world’s largest and most powerful particle accel-
erator, located near Geneva, Switzerland at CERN. Here, in a circular beam pipe of 26.7 km
of circumference at 100 m under ground, particle bunches (mainly protons, but also heavy
ions like lead) travelling nearly at the speed of light are being collided at a design centre-of-
mass energy of
p
s = 14TeV.
A huge effort is put into this undertaking in all possible technological domains: 1232 super-
conducting dipole magnets generating a magnetic field up to 8.3 T are required to keep the
particle beam focused within the beam pipe. At the nominal luminosity of 1×1034 cm−2 s−1,
nb = 2808 bunches are to be filled, each containing about 1.15×1011 protons to be brought
to collision at a frequency of fn = 40MHz. The gap between two bunches is thus as short as
f −1n = 25ns.
The data gained from the different detectors at CERN is stored at a data storage centre with
a capacity of some 45 PB [40] to keep track of the extraordinary data amounts that arise
from the collisions.
Since the beginning of data taking in 2009 with first collisions at 450 GeV [41], nearly 3 years
of continuous operation until the first shutdown in the end of 2012 mark an important era
in particle physics. The centre-of-mass energy could be increased successfully in steps top
s = 7TeV in 2009 andps = 8TeV in 2012. Nominal centre-of-mass energy is planned to be
achieved after a scheduled technical shutdown in 2013/14 continuing data taking in early
2015 [42].
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The numerous results gained with this machine underline the successful work in bringing
up this machine and are an expression of the fruitful collaboration of scientists from more
than 600 enroled institutes and universities around the world [43].
Four main experiments are operated at the LHC: ALICE (A Large Ion Collider Experiment) [44],
ATLAS [5], CMS (Compact Muon Solenoid) [45] and LHCb (Large Hadron Collider beauty) [46].
Their location at the LHC is shown in figure 3.1.
Figure 3.1: Sketch of the underground LHC accelerator ring with its main experi-
ments [47].
All experiments are dedicated to specific physics studies:
ALICE studies collisions of heavy ions. Its focus lies in the analysis of lead-lead nuclei col-
lisions at 2.76 TeV nucleon energy of the lead beam to explore the quark-gluon plasma. As
a major outcome, in 2012, during the Quark Matter conference, results on particle yields
and spectra, azimuthal anisotropy, heavy-flavour and charmonia production have been re-
ported [48].
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LHCb (‘b’ represents the bottom quark) aims at measuring CP violation and the interac-
tions of the bottom quarks. Also in 2012, it could report on one of its main objectives, the
measurement of the rare decay B 0s →µ+µ− [49].
CMS and ATLAS are multi-purpose detectors. Main objectives are the search for the Higgs
boson (discovered by both experiments in 2012 [35, 36]), the measurement of its proper-
ties [50–53] and the exploration of physics beyond the Standard Model at the TeV scale [54–
56].
3.2 The ATLAS Detector
As a multi-purpose detector, the ATLAS detector [5] is intended to carry out a wide range of
physics measurements [57]. It is designed in a forward-backward symmetric cylindrical ge-
ometry and thus covers almost the complete solid angle (4pi) around the interaction point.
ATLAS is located at Point 1 at the LHC (see figure 3.1) and housed at the Underground Ex-
perimental Hall 15 (UX15). Figure 3.2 shows a sketch of the ATLAS detector.
Figure 3.2: Sketch of the ATLAS detector at the LHC [5].
The ATLAS detector consists of three overall detector systems: inner tracking detectors,
calorimeters and outer muon spectrometers (from the inside to the outside) and a trigger
system, being further introduced in sections 3.3, 3.6, 3.4, and 3.5 respectively.
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3.2.1 Coordinate System
The coordinate system of ATLAS is right-handed Cartesian with its origin at the nominal
collision point. Its x axis points to the centre of the LHC ring, the y axis points upward and
the z axis results being a tangent to the beam line.
In polar coordinates, the azimuthal angle φ ∈ [−pi,pi) is defined in the x-y plane, the polar
angle θ is the angle from the z axis.
A widely common alternative in collider experiments to the polar angle θ coordinate is
the pseudorapidity η. It is calculated from the momentum p and its component in beam
direction pz . For massless particles it incorporates the property of Lorentz invariance of∆η
for boosts along the z axis:
η= 1
2
ln
( |p|+pz
|p|−pz
)
=− ln
[
tan
(
θ
2
)]
. (3.1)
3.2.2 Luminosity
The term (instantaneous) luminosity is a measure for the particle interactions per time and
surface. It relates the cross-section σ to the interaction rate N˙ :
N˙ =Lσ. (3.2)
For particle accelerators like the LHC, the luminosityL can be parametrised by
L = fnn1n2
A
, (3.3)
where ni are the number of particles per colliding bunch, fn is the collision frequency and
A is the effective surface of the particle beam.
In the case of a collider experiment as the LHC, equation 3.3 can be precised by
L = nb fnn1n2
2piσxσy
·Fc (3.4)
where the factor nb is the number of bunch pairs colliding per revolution and σx,y denote
the horizontal and vertical convolved beam widths. The geometric luminosity reduction
factor Fc < 1 diminishes the luminosity due to the none-zero crossing angle at the interac-
tion point.
The derived measure of integrated luminosity L is proportional to the total amount of par-
ticle interactions over the measured time:
L =
∫
L (t )d t (3.5)
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Another important indicator of the LHC working conditions is the mean number of (proton-
proton) collisions per bunch crossing (BC), denoted as µ and also called pileup. This mea-
sure correlates with the luminosity and is determined by luminosity measurements [58]
based on event counting (in first order), calculations involving Poisson statistics, hit count-
ing algorithms or particle counting algorithms. The correlation between µ andL is given
as
L = µvisnb fn
σvis
. (3.6)
The index "vis" here stresses the statement of actually observed interactions per crossing
(µvis = εµ) and the observed cross section σvis. It is calculated from the total inelastic cross
section σinel multiplied by the efficiency ε of the (luminosity) detector or algorithm: σvis =
εσinel. Figure 3.3 shows the relation between the mean number of interactions per crossing
and the recorded luminosity for the two runs at
p
s = 7TeV andps = 8TeV.
Mean Number of Interactions per Crossing
0 5 10 15 20 25 30 35 40 45
/0
.1
]
-
1
R
ec
or
de
d 
Lu
m
in
os
ity
 [p
b
0
20
40
60
80
100
120
140
160
180 Online LuminosityATLAS
> = 20.7µ, <-1Ldt = 21.7 fb∫ = 8 TeV, s
> =  9.1µ, <-1Ldt = 5.2 fb∫ = 7 TeV, s
Figure 3.3: Shown is the luminosity-weighted distribution of the mean number of interac-
tions per crossing µ for the 2011 and 2012 data. This shows the full 2011 and 2012 proton-
proton runs. The mean number of interactions per crossing corresponds to the mean of
the Poisson distribution on the number of interactions per crossing calculated for each
bunch [59].
15
3 LHC, ATLAS and the Liquid Argon Calorimeter System
3.3 The Inner Detector
The inner detector [60] of the ATLAS experiment measures particles inducing charged tracks
by the means of patern recognition. It also allows electron identification over a wide energy
range (0.5GeV < E < 150GeV) over ∣∣η∣∣. Figure 3.4 shows a technical overview of the inner
detector.
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Figure 3.4: A quarter section of the ATLAS inner detector in a plan view. The solenoidal
magnet system and the three major sub-detector systems are shown: The pixel detector,
the SCT, and the TRT [5].
The pixel detector [61] is the innermost part of the inner detector. It consists of about 80.4
million pixels in total, grouped in 1744 modules and is organised in three layers. The spatial
resolution of the pixels is 10µm in the R−φ-plane and 115µm in the z direction.
The SemiConductor Tracker (SCT) [62] comprises 4088 modules covering a surface of 63 m2
of silicon. It has 4 coaxial cylindrical layers in the barrel region and two end-caps with nine
disk layers. The 6.3 million readout channels of the SCT have an resolution of 17µm in the
R−φ-plane and 580µm in the z direction.
The Transition Radiation Tracker (TRT) [63] is made of up to 73 layers of straws in the bar-
rel and 160 layers of straw planes in each of the two end cap. Its 298304 straws (thin-walled
proportional drift tubes) provide continuous tracking of particles at larger radii while en-
hancing the pattern recognition ability of the inner detector. The TRT has an spatial reso-
lution of 130µm in the R−φ-plane.
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3.4 Muon Spectrometer
The muon spectrometer [64–66] is the outermost part of the ATLAS detector. It is designed
to measure the momentum of charged particles (especially muons) exiting the calorime-
ter system in the range
∣∣η∣∣ < 2.7. The muon spectrometer also provides the possibility to
trigger on these particles up to
∣∣η∣∣= 2.4. A plan view of the muon spectrometer is given in
figure 3.5.
Figure 3.5: A quarter section of the ATLAS Muon Spectrometer in a plan view. It is organ-
ised in three barrel (B) and end cap (E) layers (inner (IL), middle (ML), and outer (OL)) and
consists of MDTs, CSCs, RPCs, and TGCs [5].
The precision measurement of momentum and tracking is performed by the Monitored
Drift Tubes (MDTs) which cover the pseudorapidity range
∣∣η∣∣< 2.7 (∣∣η∣∣< 2.0 respectively in
the innermost end-cap layer). In total, there are 354000 readout channels of MDT.
In the barrel (up to
∣∣η∣∣= 1.05), trigger information is provided by the Resistive Plate Cham-
ber (RPC) system. It comprises 373000 channels organised in 544 chambers and 962 units.
The end-cap Thin Gap Chamber (TGC) wheels (1.05 < ∣∣η∣∣ < 2.7), also providing trigger in-
formation, are segmented into 12 sectors and consist of 318000 channels. Their azimuthal
segmentation is finer in the outer part (7.5°) than in the inner (15°).
The part of the muon spectrometer covering the highest range of pseudorapidity (2< ∣∣η∣∣<
2.7) is the system of Cathode Strip Chambers (CSCs). They provide precision tracking in-
formation in the forward direction and are a compound of 31000 channels.
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3.5 Trigger System
At a collision rate of 40 MHz to be registered by the ATLAS detector, with current technology
it is impossible to read out all data of the entire detector system for each collision. In order
to decrease this large data amount a staged trigger system is put in place to select collisions
of potential interest with respect to the physics goals of ATLAS.
The trigger system consists of three successive levels: Level-1 (L1) trigger, Level-2 (L2) trig-
ger and the Event Filter (EF). At each level, the decision to store or discard data of a collision
is refined, requiring dedicated selection criteria.
The L1 trigger uses a limited amount of detector information and reduced granularity to
define so-called Regions of Interest (ROIs). A decision is taken by the L1 trigger within
2.5µs to reduce the initial rate of 40 MHz down to about 75 kHz. Figure 3.6 shows a block
diagram of the architecture of the L1 trigger.
Calorimeter triggers
missEM
 Jet
ET
ET
µ
Muon trigger
Detector front-ends L2 trigger
Central trigger
processor
Timing, trigger and
control distribution
Calorimeters Muon detectors
DAQ
L1 trigger
Regions-
of-Interest
Figure 3.6: Block diagram of the Level 1 trigger [5]. The central trigger processor makes
the overall decision based on the input of the calorimeter and muon trigger results.
The L2 trigger reduces this rate down to about 3.5 kHz at an increased average processing
time of 40 ms. The decision of the L2 trigger is based on all the available detector data at full
granularity within the ROIs. The event filter makes the final choice on permanently storing
the full event data to the CERN central data-recording facility. The event filter has access to
the full detector information at full granularity and finally reduces the event rate down to
about 200 Hz requiring an average event processing time of four seconds.
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The Liquid Argon (LAr) calorimeter [67] forms a complex system for the energy measure-
ment of electromagnetically interacting particles and plays a key role in ATLAS.
Its purpose is to trigger on and to provide precision measurements of photons, electrons,
jets, and missing transverse energy.
The LAr calorimeter (see sketch in figure 3.7) comprises the Electromagnetic Barrel (EMB)
in the centre and two end-cap calorimeter systems (EC) on the front and the backside. Both
EC cryostats include a Forward Calorimeter (FCal), an Electromagnetic End Cap (EMEC)
calorimeter and a Hadronic End Cap (HEC) calorimeter.
Figure 3.7: The ATLAS calorimeters are shown. The LAr calorimeters (inner yellowish
part) are inside the tile hadronic calorimeters [68].
In total 182468 detector cells compose the LAr calorimeters [5]. Their analogue electronic
signals, being proportional to the energy deposition in each cell, are read out, digitised and
processed.
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Figure 3.8 illustrates the typical composition of the different cells in the barrel region of the
LAr calorimeter. They are arranged in four layers, each with different geometric and spatial
resolution.
∆ϕ = 0.0245
∆η  = 0.025
37.5mm/8 = 4.69 mmm
∆η  = 0.0031
∆ϕ=0.0245x4
36.8mmx
Trigger Tower
∆ϕ = 0.0982
∆η  = 0.1
16X0
4.3X0
2X0
15
00
 m
m
47
0 
m
m
η
ϕ
η = 0
Strip cel l s in L ayer 1
Square cel l s in  
L ayer 2
1.7X0
Cells in Layer 3
∆ϕ×∆η = 0.0245×0.05
Cells in PS
∆ϕ×∆η = 0.025×0.1
Trigger
Tower
=147.3mm
4
Figure 3.8: Sketch of a LAr calorimeter barrel module showing the different layers (pre-
sampler: PS, front: 1, middle: 2, and back: 3) and their arrangement in single cells as well
as their granularity in η and φ [69].
The readout of these detector cells is divided into front end electronics sitting directly on
the cryostat feed-throughs in the radiation environment, and the back end electronics lo-
cated in an off-detector underground counting house, called Underground Service Area 15
(USA15).
Figure 3.9 gives an overview of the data path of the current readout system from the detec-
tor through the Front End Board (FEB) and the Readout Driver (ROD) to the Data Acquisi-
tion System (DAQ). The different stages are explained in the following sections beginning
with a short exposé on the physical measurement principle of the LAr calorimeter.
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Figure 3.9: The current LAr calorimeter readout scheme illustrates the different stages of
signal capturing by the detector (cryostat), pre-processing (front end crate), processing
(ROD) and DAQ [70]. The combined electronic signals of several channels for the L1 trig-
ger are routed on a parallel data path to the ROD system.
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3.6.1 Energy Measurement
The term calorimetry refers to the measurement of energy. In particle physics, the mea-
surement is done by fully absorbing the particles and transforming the deposited energy
into a measurable quantity (signal). Typically, the original particle does not deposit all its
energy at once, but instead a shower of secondary particles is produced.
Absorber material and active material are the two basic constituents of a calorimeter: The
absorber material provokes the showering whereas the measurable signal is provided by
the active medium.
A classification into homogeneous and sampling calorimeters is done upon those com-
ponents: Sampling calorimeters like the LAr calorimeter consist of alternating layers of
absorber material and active medium; in homogeneous calorimeters the same material
performs both tasks.
Shower production in the absorber material of the electromagnetic LAr calorimeter is the
consequence of two overlapping processes: Photons with energies above ≈ 10MeV mainly
produce electron-positron pairs. For electrons (and positrons) in this energy range, Brems-
strahlung is the dominant process. For lower energies, photons are most probably Comp-
ton scattered or absorbed due to the photoelectric effect; electrons ionise the surrounding
material.
Liquid argon is the active medium of the LAr calorimeter [71] in between two absorber lay-
ers at ground. Ionised particles (ions and electrons) produced by the shower are collected
by a high voltage (≈ 2000V) over an electrode located in the middle of the gap, as shown
in figure 3.10. While the slowly drifting ions create a constant contribution, the quickly
moving electrons dominate the current. By capacitive signal coupling the contribution of
ions can be suppresed and the electon signal remains. The amplitude of the so generated
detector pulse is proportional to the energy deposited.
An additonal constant of proportionality which has to be taken into account when con-
verting the measured current to energy, is the sampling fraction fsamp. It is a calorimeter
specific parameter that serves to rescale the energy deposition Eactive measured in the ac-
tive medium to the total energy Etot = Eactive+Eabsorber deposited:
fsamp = Eactive
Eactive+Eabsorber
. (3.7)
The gap size, the voltage, and active medium determine the drift time of the electrons. For
the LAr calorimeter, the gap size of 2 mm leads to a drift time of≈ 400ns which determines
the length of the measured detector pulse.
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Figure 3.10: Sketch of the LAr calorimeter [72]: In the upper part, the accordeon struc-
ture of the calorimeter is shown (particles enter from the left). The active medium (liquid
argon) is interleaved with stainless steel as absorber material. The signal of the from the
energy measurement is captured over a high voltage at the readout electrode.
3.6.2 Front End Electronics
The front end electronics [67] is clustered in groups of Front End Crates (FECs). A regular
FEC houses a backplane, two sets of 14 FEBs and one Tower Builder Board (TBB) (as well
as boards for calibration, monitoring and control).
Up to 128 calorimeter cells are mapped to one of the 1524 FEBs. Each FEB is dedicated to
one calorimeter layer (presampler, front, middle, or back) as depicted in figure 3.8.
Each FEB is equipped with two Layer Sum Boards (LSBs) to perform a first stage of analogue
summation by layer, currently providing analogue sum signals of a corresponding detector
area of ∆η × ∆φ = 0.1 × 0.1 to the TBB as illustrated in figure 3.11.
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Trigger Tower 6dx6q=0.1x0.1
Presampler 
(6dx6q=0.025x0.1)  4x1
Front Layer 
(6dx6q=0.0031x0.1)   32x1
Middle Layer 
(6dx6q=0.025x0.025)   4x4
Back Layer 
(6dx6q=0.05x0.025)   2x4
d
q
Figure 3.11: Current definition of a Trigger Tower: A tower size of ∆η × ∆φ = 0.1 × 0.1 is
chosen and a summation over all layers of this region is carried out [6].
The purpose of the TBBs is to generate Trigger Towers for the L1 trigger: As a second sum-
mation stage, here, the pre-summed signals from the LSBs of all calorimeter layers are
added up and one single channel, a so-called Trigger Tower, is built. In the end, this ana-
logue sum over 60 channels (in the barrel region) is provided to the L1 trigger.
3.6.3 Signal Processing on the Front End Boards
The signal processing on the Front End Boards (FEBs) includes pre-amplification of the
analogue detector signal, its shaping, analogue buffering, and, in the event of a Level-1
Accept, its digitisation and gain-selection.
A complete description of the FEBs and their individual parts as shown simplified in fig-
ure 3.12 is given in [68]. In the following, only the main components relevant for this work
are layed out briefly.
Pre-ampliﬁcation
The analogue pre-amplification is the first stage at the FEB. Here, the raw signals of the
LAr calorimeter barrel and end-cap calorimeters arrive as a current pulse of approximately
triangular shape with a steep rise of a few nanoseconds and an extended falling edge of
about 400 ns due to drifting electrons in the LAr calorimeter gaps. The pulse shape of a
calorimeter signal is illustrated in figure 3.13(a).
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Figure 3.12: The illustration shows the main components of signal processing chain of the
FEBs of the LAr calorimeter. These include a pre-amplifier, a shaper (in triplicate for three
different gain amplifications), an analogue buffer chain (SCA) and finally the digitisation
stage. Note that there is one ADC for each amplification stage and the gain selection for
one channel is done by an ASIC (not shown) after digitisation [68].
The purpose of the pre-amplification circuit is to equalise the signals of different detector
cells. It is designed to achieve excellent linearity and noise performance. The specific de-
tection current of typically 2µA/GeV to 3µA/GeV leads to an amplified signal in the range
of some nA up to several mA. For a precision readout, each channel is calibrated individu-
ally.
Shaping
The shaper is implemented in a four-channel Application Specific Integrated Circuit (ASIC).
In the shaper, a CR-(RC)2 circuitry is applied to the signal in order to further optimise the
signal-to-noise ratio. This also deforms the unipolar triangular input pulse into a bipolar
pulse with equal positive and negative contributions to the pulse integral. Thus, the bipo-
lar output of the shaper integrates to zero in order to avoid a baseline shift in case of signal
pileup from subsequent bunch crossings. Noise is further reduced by two integrations that
limit its bandwidth.
The shaping function uses a RC time constant of 13 ns, representing a compromise between
minimising thermal noise, which decreases for slower shaping, and pileup noise, which
increases for slower shaping.
The resulting bipolar pulse has a typical peaking time of about 35 ns to 40 ns as depicted
in figure 3.13 and a long negative tail finally fading out after some 500 ns to 600 ns. That
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peaking time is optimised for the LHC design luminosity of 1×1034 cm−2 s−1 as shown in
figure 3.14. Of course, these values and also the pulse shape itself slightly vary with respect
to the calorimeter layer and the detector region. Further influence stems from saturation
at high signal amplitudes, which also distorts the ideal pulse shape due to the limited am-
plification range of the electronics.
(a) The triangular positive pulse generated by the
front end electronics is being reshaped to a
bipolar, zero-integrated pulse. It is sampled
every 25 ns [68].
(b) The current energy reconstruction algorithms
(to be described later) can be understood as a
sliding window of five samples, numerated as
indicated.
Figure 3.13: Signal pulse of the front end electronics
Once shaped, the signal is further amplified in parallel lines: Three gain scales, 0.8 (LO
gain), 8.4 (MED gain) and 82 (HI gain), provide a 12 bit Analog-Digital Converter (ADC)
value of the signal over a full dynamic range of about 18 bit.
Analogue Buﬀering
The output of the shaper is sampled at a frequency of 40 MHz and stored in an analogue
pipeline in form of a Switched-Capacitor Array (SCA). All three gain scales for each of the
four calorimeter channels are processed by the SCA in parallel.
The SCA is populated with 144 consecutive cells in order to provide a storage buffer for at
least eight events taking into account a maximum L1 trigger latency of 100 bunch crossings
(2.5µs) and five signal samples per event.
Keeping track of the signal samples stored in the SCA is achieved by a Switched-Capacitor
Array Controller (SCAC) ASIC operating at 5 MHz. Its task is to assign read and write ad-
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Figure 3.14: The different contributions from pileup noise and from electronics noise (se-
ries and parallel) are given for luminosities of 1×1033 cm−2 s−1 and 1×1034 cm−2 s−1 in
dependence of the peaking time [68].
dresses of the SCA in dependence of the L1 trigger: untriggered events have to be discarded
after the given L1 trigger latency whereas positively triggered events are transferred to the
de-randomising buffer to await digitisation.
Digitisation
At the end of the SCA, dual op-Amp chips are used to couple them to commercial 12 bit
ADCs operating continuously and synchronously to the SCAs.
Before mapping the SCA output to the ADC, the voltage ranges have to be equalised: First
of all, a less than unity gain is applied to fit the limited ADC input signal range of 1 V. In ad-
dition, to allow sampling of both the positive and the negative contributions of the shaped
calorimeter signals, a voltage offset (pedestal) is introduced. It corresponds to roughly 1000
ADC counts. Figure 3.15 shows the distribution of the pedestals over all FEBs.
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Figure 3.15: The measured pedestal distribution (for high gain) of all channels is depicted.
The narrow and uniform distribution confirms proper assembly of the FEBs [68].
Gain Selection
After digitisation for each individual calorimeter cell the most adequate out of the available
three gains has to be selected. The term ’adequate’ here denotes the aim of reading out the
group of ADC values for one event with the highest gain which are not yet saturated. This
task is achieved by a Gain Selector ASIC (GSEL). It can be configured to read out one single,
two or even all three ADCs. In normal LHC operation the ’Auto Gain’ mode dynamically
selects one (conjoint) gain scale for five consecutive samples of one triggered event. The
choice of gain is done only after digitising the peak sample. The information which of the
gains was selected by the GSEL is also written to the readout.
FEB Data Output
The GSEL data is fragmented into 16-bit words, including 12 bit ADC sample data as well as
the corresponding gain selection.
A full frame contains an event header with Bunch Crossing Identification (BCID), sam-
ple data of eight channels and additional status information. The FEB serial output uses
a 1.6 Gbit/s optical link to ensure the data transfer to the ROD. Nevertheless, the overall
readout frequency is limited to the L1 trigger rate of 75 kHz.
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3.6.4 Back End Electronics
The back end system is housed in Readout crates (ROC) located at USA15. Here, 192 ROD
boards [73] perform the digital processing of the FEB sample data via Digital Signal Proces-
sors (DSPs) upon a Level-1 Accept.
Each ROD module receives raw data from eight FEBs through eight optical fibres and pro-
cesses thus up to 1024 detector cells. Four processing units mounted on daughter boards,
each equipped with two DSPs, perform the Optimal Filtering algorithm (see section 5.1.2).
In average, 12µs of processing time are required per event.
The calculated energy, the signal time, and a pulse quality factor are finally forwarded to
the DAQ.
3.6.5 Data Acquisition System
The Data Acquisition System (DAQ) [5] primarily receives digitised and filtered data from
the RODs and temporarily holds them in local buffers to be analysed by a second trigger
stage, the L2 trigger. This L2 trigger evaluates so-called ROIs for its trigger decision. Events
that pass the L2 trigger enter the event-building system and the EF, the third stage of trig-
ger. Events passing the EF successfully are then subject to permanent storage at the CERN
computer centre.
In addition, the DAQ also incorporates means for configuration, controlling and monitor-
ing of its soft- and hardware components.
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In its first active period from 2009 to 2012, the LHC delivered to ATLAS over L = 28fb−1
of data at peak luminosities of L = 7.73×1033 cm−2 s−1 at centre-of-mass energies up top
s = 8TeV and a bunch spacing of ∆tBC = 50ns [59]. ATLAS recorded 26 fb−1 out of the
provided data, as shown in figure 4.1.
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Figure 4.1: Total integrated luminosity and data quality in 2011 and 2012 (a) and peak
luminosity per day in 2012 (b) [59].
Although with current data taken by ATLAS (and CMS) the Higgs-Boson has been discov-
ered [35, 36], more data is required to perform precision measurements of its properties.
For example the measurement of final states W H with W → eν and various Higgs decays
(fermionic: H → ττ, H → bb and bosonic: H → W W ∗, H → Z Z∗) is very challenging.
To measure these processes, a good trigger performance in the electroweak energy range
(20 GeV to 100 GeV) is required to identify final states with leptons (e,µ,τ) and jets.
Higgs-physics is not the only reason for collecting further data. Many other models, espe-
cially those of Super-Symmetry [74], predict very rare processes and thus seek for very high
luminosity for their experimental investigation.
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LS1 LS2 LS3
Phase-IPhase-0 Phase-II
∫L ≈ 300 fb-1∫L ≈ 75-100 fb-1 ∫L ≈ 3 ab-1
Run-3Run-2 HL-LHC Run
L ≈ 1034cm-2s-1 L ≈ 2x1034cm-2s-1 L ≈ 5x1034cm-2s-1
Figure 4.2: The LHC baseline plan for the years 2013 to 2030 [8]: The first long shutdown
(LS1) is dedicated to achieve design beam energy and luminosity by consolidation of the
machine elements. The second shutdown (LS2) is planned to install the Phase-I Upgrade
readout electronics to sustain ultimate LHC luminosity. A third shutdown (LS3) will allow
the installation of new LHC machine components as well as the Phase-II Upgrade.
Therefore, a series of shutdowns with dedicated upgrades is foreseen in the schedule of the
LHC. A temporal overview of the envisaged baseline is given in figure 4.2. This overview
includes the three foreseen detector upgrades and the periods of data taking.
In the following sections, each upgrade is presented in more detail with focus on the ATLAS
Liquid Argon (LAr) calorimeter.
4.1 Phase-0 Upgrade
The design parameters, a luminosity ofL = 1×1034 cm−2 s−1 and a centre-of-mass energy
of
p
s = 14TeV, will only be achieved by the LHC after a first long shutdown (LS1) in the
years 2013/2014 [6]. It is mainly dedicated to repair parts in the main accelerator and to
install the so-called Phase-0 Upgrade.
From the point of view of the LAr calorimeter, the Phase-0 Upgrade itself serves as a demon-
strator for the Phase-I Upgrade. For this demonstrator setup the detector (in the barrel re-
gion) is equipped with one Front End Crate (FEC) containing first prototypes of new hard-
ware components dedicated to the Phase-I Upgrade. Prototypes of the envisaged back end
readout electronics are also put in place. Section 9.1 gives more details on the activities
concerning the demonstrator setup.
After LS1, ATLAS is expected to be delivered with an integrated luminosity of 75fb−1 −
100fb−1 and to run for about 3 years of continuous data taking.
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4.2 Phase-I Upgrade
The Phase-I Upgrade aims a target luminosity of L = 2×1034 cm−2 s−1 and a tightened
bunch spacing of ∆tBC = 25ns (currently ∆tBC = 50ns) [6]. This luminosity increase will
have direct impact on the mean number of interactions per bunch crossing 〈µ〉. It is ex-
pected to increase from the current value of 〈µ〉 ∼= 25 to 〈µ〉 ∼= 60. To give margin for further
improvements of the LHC peak instantaneous luminosity, the design specifications of the
upgrade components are defined for 〈µ〉 ∼= 80.
At such an increase, exceeding the current design parameters of the machine and the de-
tector, the current trigger electronics would have to rise thresholds to keep trigger rates
low. Figure 4.3 illustrates the expected trigger rates: It estimates the trigger rate as a func-
tion of the transverse energy threshold EM ET for the expected Run 2 conditions. As can be
seen, the exploitation of trigger variables being accessible by the proposed Upgrade results
in a reduction of the transverse energy trheshold for a given trigger rate. E.g. for a rate of
20kHz, the tresholds could be lowered from 28.5GeV to 21.5GeV. This will allow further
studies involving low energetic signatures which has high impact e.g. on the analyses of
topologies with W and Z final states whose decay products peak at transverse momentum
of
mW,Z
2 ≈ 40−45GeV.
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Figure 4.3: Simulation of the trigger rates as a function of the transverse energy threshold
EM ET for the expected Run 2 conditions (L = 3×1034 cm−2 s−1) for electrons from sim-
ulated Z → e+e− decays. The exploitation of different trigger variables (green and black
triangles) will help to reduce the initially expected rate (blue points).
In particular for the Higgs decay H → ττ a lower threshold is required. In this study the
case of one τ leptons decaying leptonically (to an electron) and the other one decaying
hadronically is examined. Figure 4.4 shows the simulated spectra of transverse momentum
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(pT) of these two trigger objects for an assumed integrated luminosity of L = 300fb−1 and
〈µ〉 = 80.
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Figure 4.4: Distribution of pT of electrons (left) and τ leptons (right) for simulated H → ττ
events. The distribution is normalised to an expected number of events for L = 300fb−1
and the requirements pT > 20GeV (yellow) and pT > 25GeV (green) on the electrons has
been applied [8].
Table 4.1 indicates the selection efficiencies when raising the pT requirements for the elec-
tron from 20 GeV to 25 GeV and from 40 GeV to 50 GeV for the τ candidates. As can be seen,
for this channel the impact of keeping a low threshold is significant: For the higher example
thresholds given, the signal acceptance is decreased by 37 %.
Table 4.1: Efficiency of electron pT and τ pT selections for H → ττ events. The last row
indicates the acceptance loss when raising the trigger requirement due to higher thresh-
olds [8].
Trigger Requirement
pT(e)> 20GeV pT(e)> 25GeV
pT(τ)> 40GeV pT(τ)> 50GeV
Electron selection efficiency (25.5±0.2)% (21.0±0.2)%
Electron and tau selection efficiency (7.5±0.1)% (4.7±0.1)%
Relative acceptance 1 0.63±0.02
Hence a basic motivation of the upgrade is to keep these thresholds low. Figure 4.3 shows a
possible reduction of trigger rates by applying more sophisticated trigger algorithms, taking
into account a finer calorimeter cell granularity provided to the Level-1 (L1) trigger.
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4.2.1 Phase-I Readout Electronics Overview
To provide finer granularity trigger information, it is required to introduce a higher seg-
mentation of the current relatively coarse Trigger Towers (refer to section 3.6.2).
A simplified sketch of the planned segmentation into so-called Super Cells in comparison
to the current Trigger Towers is depicted in figure 4.5.
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Figure 4.5: Simplified geometrical representation of the grouping in a Trigger Tower (cur-
rent system) vs. the grouping in Super Cells (upgraded system) in the (η,φ)-space exem-
plary for the EMC. Figure as presented in [8].
The segmentation into Super Cells is realised by new Layer Sum Boards (LSBs) on the Front
End Boards (FEBs). A comprehensive overview of the segmentation scheme of the full
calorimeter can be found in Appendix A of [8]. For the Electromagnetic Barrel (EMB), the
segmentation scheme as shown in figure 4.5 is given in table 4.2: Whereas a current Trigger
Tower manifests as a sum over 60 elementary calorimeter cells from four different layers
in a segment of ∆η×∆φ= 0.1×0.1, the same calorimeter region is re-organised in 10 finer
segmented Super Cells in a 1-4-4-1 scheme. Four LAr calorimeter cells of the Presampler
build the first Super Cell, 8 cells each are grouped in the Front layer giving a set of 4 more
Super Cells, 4 Middle layer cells each create another set of four Super Cells and finally 8
cells of the Back layer are combined to a tenth Super Cell.
The Super Cells will allow to apply far more sophisticated algorithms than simple thresh-
olding. It is aimed at applying (some currently being offline) reconstruction algorithms, like
analysing shower shapes, by making use of a higher resolution in η and calorimeter layer.
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Table 4.2: Overview and comparison of the current Trigger Tower granularity and the pro-
posed Super Cell granularity in the EMB of the LAr calorimeter in the η-range 0 to 1.4. The
numbers are given in nη×nφ for the amount of grouped elementary cells, the respective
sizes are indicated in∆η×∆φ. The total number of Trigger Towers and Super Cells is given
as N . Table as presented in [8].
Elementary Cell Trigger Tower Super Cell
Layer ∆η×∆φ nη×nφ ∆η×∆φ nη×nφ ∆η×∆φ N
Presampler 0.025 × 0.1 4 × 1
0.1 × 0.1 4 × 1 0.1 × 0.1 28
Front 0.003125 × 0.1 32 × 1 8 × 1 0.025 × 0.1 112
Middle 0.025 × 0.025 4 × 4
(N = 28) 1 × 4 0.025 × 0.1 112
Back 0.05 × 0.025 2 × 4 2 × 4 0.1 × 0.1 28
The analysis of such shower shapes will help to distinguish between leptonic showers and
jets already at the L1 trigger.
The effect of higher granularity is shown exemplarily in figure 4.6 where the distribution of
the energy deposition of an electron of ET = 70GeV is compared for the Trigger Towers and
the Super Cells. Obviously there is a tremendous gain in information by the introduction
of Super Cells, especially on the 3-dimensional spatial energy distribution.
(a) The current L1 trigger is based on blocks of
Trigger Towers. Each Trigger Tower is a com-
bination of all calorimeter cells in a region of
∆η×∆φ= 0.1×0.1.
(b) The upgraded trigger system will be based
on Super Cells. The four different distinct
calorimeter layers will be accessible by the
trigger. The size of the Super Cells is layer-
specific.
Figure 4.6: Granularity increase for the L1 trigger electronics from current (a) to upgraded
(b) scenario (the example shows the simulation of an e− at ET = 70GeV) to maintain (or
improve) the L1 trigger performance in high luminosity and high pileup conditions [8].
Higher granularity will thus improve jet rejection capability, isolation recognition and elec-
tron reconstruction to better distinguish between signal and background. Ultimately, it
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helps to reduce the trigger rate tremendously while keeping low transverse energy thresh-
olds.
A major improvement over the current system besides higher segmentation is a planned
digitised readout. This feature is a key foundation for applying advanced digital signal pro-
cessing techniques when providing data to the new trigger system. It also allows an eas-
ier monitoring of the system and introduces high flexibility due to easy reconfigurability
granted by Field Programmable Gate Arrays (FPGAs) (see section 9.2.1) which will be made
use of.
Figure 4.7 lays out the readout components to be upgraded during the Phase-I Upgrade.
The front end electronics (compare to section 3.6.2) will undergo modifications at various
components: The Front End Boards (FEBs) remain unchanged during this phase, but they
are populated with new Layer Sum Boards (LSBs). A new LAr Trigger Digitizer Board (LTDB)
is introduced. Its first purpose is to digitise the signals of the new Super Cells and to provide
this information to the back end electronics. The second task is to build the analogue sums,
in analogy to the former LSBs, to feed the legacy Tower Builder Board (TBB). This second
task is to guarantee backward compatibility to the current system to allow a smooth restart
after the Phase-I upgrade but should then be quickly disabled.
For the back end electronics, a new LAr Digital Processing System (LDPS) is foreseen: Its
task is to perform the energy reconstruction algorithms to provide the digitised measure-
ment of the energies deposited in the Super Cells to the L1 trigger system.
A general concept to be reminded of is forward compatibility: Once one introduces new
readout electronics to the detector, it has to be made sure that this fits the full upgrade
programme of the LHC and especially complies with the Phase-II Upgrade.
In the following, the individual components are presented in more detail.
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4.2.2 Baseplane
The baseplane of the FEC interconnects the single cables from the LAr calorimeter detector
cells to their readout electronics, the FEBs. Figure 4.8 shows the conceptual design as an
exploded view of the FEC system infrastructure housing the baseplane and FEBs.
Figure 4.8: Conceptual design of the FEC system infrastructure containing the baseplane
and various other components [75]. The FEC sits directly behind the feedthroughs on the
detector. For the Phase-I Upgrade a new baseplane is designed.
In addition to mapping the cables to their respective FEBs, the legacy baseplane had to
properly route (a maximum of) 128 signals from the FEBs to the TBB.
In order to interconnect the upgraded LSBs on the FEBs to the TBB of the FEC, and to
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integrate the new LTDB, a new baseplane is developed.
Given the higher granularity introduced by the Super Cells, a much higher signal density is
implied to the new baseplane. A maximum of 320 input signals from the FEBs (four groups
of 64 signals already summed properly to feed the TBB directly and one group of 64 signals
to undergo summation in the LTDB for forwarding to the TBB) have to be routed to the
LTDB. The output signals of the LTDB (maximum 128 channels) have to be routed back to
the legacy TBB.
4.2.3 LAr Trigger Digitizer Board
The LAr Trigger Digitizer Board (LTDB) is a key component of the front end electronics
being built for the Phase-I Upgrade.
It is designed to carry out the digitisation of the signals of up to 320 Super Cells (of the
1-4-4-1 scheme) and to provide the analogue sums to the legacy TBB.
Depending on the detector region, one or two LTDBs are required per baseplane: For each
EMB, Hadronic End Cap (HEC), and Electromagnetic End Cap (EMEC) standard crate, one
LTDB per baseplane is required. In the EMEC special and Forward Calorimeter (FCal) crate,
two are needed. Also, the number of channels (Super Cells) to be treated varies with the
detector region.
Table 4.3 lists the different types of LTDBs with their channel count, their assignment to the
detector region as well as the total number of required boards and boards per baseplane.
In total, 124 LTDBs will be installed in the system.
Table 4.3: Overview of the different LTDB types to be fabricated: The baseplane occupa-
tion, the number of channels per LTDB, and the total number of boards required are listed.
LTDB Type LTDBs per baseplane Channels per LTDB LTDBs per region
EMB 1 290 64
EMEC Std 1 312 32
EMEC Spc 0
2
240 8
EMEC Spc 1 160 8
HEC 1 192 8
FCal 0
2
192 2
FCal 1 192 2
In order to provide the analogue sums to the legacy TBB, two cases have to be distin-
guished:
Layers with the same spatial resolution of Trigger Towers and Super Cell will not have to be
summed further. Therefore, the signal line from the FEB can be shared between TBB and
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LTDB. Different impedances (50Ω for the TBB and several hundred ohms for the LTDB) are
used in order not to distort the signal shape. By doing so, of course, no lane back to the
TBB from the LTDB is required and the number of lanes to be routed at the baseplane is
reduced. This applies for the Presampler and the Back layer and is referenced as spectator
signals.
For the Front and Middle layer the resolution of Trigger Towers and Super Cells is different.
Thus, the analogue summation has to be done at the LTDB and is referenced as summed
signals. The challenge of this undertaking is to retain the same summation characteristics
as done on the current LSBs: Signal shape and timing have to remain unchanged for the
receiving TBB. A set of programmable delay lines available on the TBB seems to permit a
possible adjustment of a few ns induced by the summing stages on the LTDB [8].
Figure 4.9 illustrates the outline of the analogue circuitry for the summed and spectator
signals.
ADC 
ADC 
ADC 
ADC 
Lo Z input  
network                   
Lo Z input  
network 
Lo Z input  
network 
Lo Z input  
network 
TBB input  
50
Ω
 
Hi Z input  
network  ADC 
50
Ω
 
50Ω 
ADC 
Driver  TBB/TDB  Input  LSB   
LSB   
Figure 4.9: The analogue circuitry of the LTDB distinguishes between summed signals
(top) and spectator signals (bottom). As shown, the digitisation is tapped at an interme-
diate stage on the signal path from the LSB back to the TBB [8].
The second part of the LTDB functionality is the digital domain containing the digitisation
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stage. A very simplified block diagram of the LTDB digital domain is shown in figure 4.10
introducing its main components.
ADC
Driver ADC LOCx2 LOCld
VCSEL
MTx
Analog
Super Cell
Data Link
GBTxGBT-SCA VTRx
TTC LinkControl &
Monitoring
Figure 4.10: The digital domain of the LTDB can be divided into the data link path (top)
and the control link (TTC) (bottom). The ADC digitises the signals of the Super Cells and
the LOCx2 stage re-organises and serialises the data stream. The MTx finally transmits the
data via optical links. The monitoring and slow control is steered by the TTC link received
via VTRx [8].
Digitisation is done at a sampling rate of 40 MHz (LHC clock) by a radiation hard Analog-
Digital Converter (ADC) on the LTDB. The bit width of the ADC is 12 bits dynamic range.
These are the data to be transferred off the detector.
Once digitised, data of 8 ADC channels are grouped into a bit stream and sent out by the
LOCx2 chip [76] at a data rate of 5.12 Gbit/s. The data transmitter, the MTx unit, covers
two optical channels (each including 8 data channels) and converts signals to the optical
domain for transmission. A single LTDB incorporates 20 MTx units concluding information
of 320 channels and ending up with a total raw data transmission rate of 153.6 Gbit/s. Due
to frame building and data encapsulation, the final transmission rate per LTDB arrives at
nearly 250 Gbit/s.
4.2.4 Optical Fibres
The interconnection of front end and back end electronics, the LTDB and the LDPS respec-
tively, is done via optical fibres. They make the link from the Underground Experimental
Hall 15 (UX15) to the Underground Service Area 15 (USA15) and have a length of about
70 m.
The very important and crucial property of these cables is the mapping, which is not one-
to-one. Instead, the mapping is optimised to match Super Cells to Trigger Towers in con-
tiguous η×φ-space. Additionally, optical patch panels might be required for the transition
region of the EMB to the EMEC.
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The output of the LTDB is organised in 4 ribbons of 12 fibres, out of which 10 fibres each
are used for data transfer and 2 spare fibres remain reserved, e.g. for control.
4.2.5 LAr Digital Processing System
The global task of the LAr Digital Processing System (LDPS) located at USA15 is to receive
ADC data from the 124 LTDBs, to calculate the transverse energies deposited in each Super
Cell, and to forward these data to the L1 trigger system for each bunch crossing (BC). The
data of about 34,000 Super Cells at roughly 25 Tbit/s will be received.
Secondary tasks are the distribution of ATLAS Trigger, Timing and Control (TTC) signals
to the LTDBs, sending hardware status to the ATLAS Detector and Control System (DCS),
remote programming FPGA via Gigabit Ethernet (GbE) as well as selective monitoring of
event data via Trigger and Data Acquisition (TDAQ).
In order to accomplish such a heavy task, the hardware system will be based on the Ad-
vanced Telecom Computer Architecture (ATCA) standard, replacing the current Versa Mod-
ule Eurocard (VME) standard within ATLAS. The LDPS consists of LAr Digital Processing
Blades (LDPBs) distributed over three ATCA shelves.
In the following, the ATCA standard and the LDPS with their Advanced Mezzanine Cards
(AMCs) are described briefly.
Advanced Telecom Computer Architecture
Advanced Telecom Computer Architecture (ATCA) is an industrial standard for telecom-
munication of high density boards and is specified for multi gigabit data transfer [77]. It
provides reliability, the features of hot swapping and means of real time diagnostics.
An ATCA crate (or shelf) houses up to 14 boards which can communicate via the ATCA
backplane, being divided into 3 zones of connector interfaces.
Zone 1 provides connectivity for power and control of the single boards to the shelf.
Zone 2 is a combination of so-called base and fabric interfaces. The base interface is a
peer-to-peer GbE interface between blades and the switch blades whilst the fabric interface
provides high speed peer-to-peer interconnectivity at multi GbE. Recent developments re-
leased 40 GbE backplanes but the previous 10 Gigabit Ethernet (XGbE) standard is currently
more common.
Zone 3 provides connections to be customised by the user. Here, Rear Transition Modules
(RTMs) can be applied.
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Two categories of backplanes are specified: Full-Mesh and Dual-Star. As the names sug-
gest, a Full-Mesh backplane provides integral interconnectivity of all 14 blades and can be
configured to Dual-Star. A Dual-Star architecture is restricted to interconnections of blades
to two switch blades and thus cannot be configured to work in Full-Mesh mode.
Within the ATCA specification, a shelf manager supervises the single boards plugged to the
crate. The communication is done via the Intelligent Platform Management Bus (IPMB)
which implies the requirement of an Intelligent Platform Management Controller (IPMC)
on each ATCA blade. It provides ability to manage power, cooling, interconnect needs, and
mezzanine modules according to user specific implementation.
An IPMC card in FPGA Mezzanine Card (FMC) form factor (version 1) has been devel-
oped [78] and a smaller version 2 in DDR3 form factor, shown in figure 4.11, is currently
under testing.
Figure 4.11: Photograph of the ATCA Intelligent Platform Management Controller (IPMC)
mezzanine card. The small form factor DDR3 is chosen [8].
LAr Digital Processing Blade
The LAr Digital Processing Blade (LDPB) carrier board will provide an infrastructure to hold
4 AMCs daughter boards as depicted in the schematic diagram in figure 4.12.
In total, 31 LDPBs will have to be built and will be distributed over 3 ATCA crates, populating
two crates entirely and leaving 7 boards to the third crate.
Firmware for Advanced Mezzanine Cards
The main purpose of the Advanced Mezzanine Card (AMC) boards is the processing of data
of (up to) 320 Super Cells each, hence the reconstruction of energy depositions in the LAr
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Figure 4.12: Schematic diagram of the LDPB including the major signal interconnectivity
between the ATCA backplane and the AMCs [8]. High speed data links between the AMC
daughter boards and the mediator FPGA on the carrier board provide the possibility of
data monitoring via XGbE to the TDAQ system.
calorimeter to provide this information to the L1 trigger. For the 31 LDPBs, the produc-
tion of 124 AMCs will be necessary, implying a one-to-one relation between the number of
LTDBs and AMCs.
The firmware of the FPGA on the AMC is dedicated to the high speed links receiving ADC
sample data and to their digital signal processing. The development of firmware for the
FPGAs goes in hand with the development of hardware components.
Whilst the reception of data is a relatively common task, the digital signal processing can
be quite challenging. Here, the main focus lies in the digital filter algorithms to be applied
to reconstruct the transverse energy deposited in each Super Cell with best accuracy and
within a limited latency and resource budget.
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4.3 Phase-II Upgrade
This section briefly explains the implications of the Phase-II Upgrade to the LAr calorimeter
readout electronics.
In order to generate an additional integrated luminosity in the order of L = 2500fb−1 over
the years 2024 to 2034, a Phase-II Upgrade is foreseen to preserve the detection capabilities
of the ATLAS detector at the High Luminosity Large Hadron Collider (HL-LHC) [7].
Two rather obvious reasons drive the motivation for such an upgrade:
The first reason is the high radiation exposure of the front end electronics that will be col-
lected until the year 2022. The current system is designed to sustain 10 years of LHC oper-
ation at design luminosity [79], which will largely be exceeded by then. The front end elec-
tronics will have to be exchanged at this point due to radiation damage: It is designed to
resist the radiation damage of ten years of LHC operation only, considering a Total Ionising
Dose (TID) of 5 krad(Si), a Non-Ionising Energy Loss (NIEL) equivalent to 1.6×1012 n/cm2
(1 MeV neutrons) and Single-Event Effects (SEE) from 7.7×1011 hadrons/cm2 (considering
hadrons with E > 20MeV) [79].
The second reason is technological progress: By then, the current system will be designed
in obsolete technologies. Thus simply changing single components will not be possible but
a full replacement of full boards is required. This second reason also enables the exploita-
tion of new technologies to implement even better and more robust architectures.
In extension to the Phase-I Upgrade described in the previous section, during the Phase-II
Upgrade, the primary readout boards will be renewed.
Another motivating point to upgrade the front end electronics is the limited size of the
on-detector data buffer (Switched-Capacitor Array (SCA), discussed in section 3.6.3) which
restrains the L1 trigger system from more latency. The architectural move from the current
(or then Phase-I-upgraded) system to the second upgrade lies in the complete digitisation
of the front end electronics including the data taking on the one hand side, and the in-
troduction of a free-running L1 trigger pipeline where all data are transferred off-detector
directly on the other. The big advantage of this approach is the discontinuation of the re-
strictions posed by the current L1 trigger system and the release of nearly unlimited trigger
latency. This provides more flexibility for modifications of the ATLAS trigger system and
the overall detector readout.
Simultaneously, this upgrade poses a huge technological challenge: Digitisation of all 182468
readout channels will cause a raw data transfer rate of 140 - 280 Tbit/s. That also implies
the upgrade of the back end readout electronics.
Figure 4.13 gives an overview of the main readout components which are explained in some
more detail in the following sections.
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4.3.1 Front End Electronics
The upgraded Front End Boards (FEB2) will have to keep the analogue pre-amplification
and shaping stages. Components that will not be required as part of the FEB2 anymore,
are the SCAs, as digitisation is done directly after shaping to provide the sampled ADC data
without any artificial latency.
The second task will be sending the digitised data, summing up to roughly 72 Gbit/s per
board (128 channels at 14 bits including 2 bits for the gain selection and a sampling rate of
40 MHz). A conservative overhead estimation of 25 % for encapsulation and frame packag-
ing leads to 90 Gbit/s of data.
The concept of building Super Cells from the individual calorimeter cells will be inherited
from the Phase-I Upgrade by the perpetuation of the LTDB.
4.3.2 Back End Electronics
The upgraded back end electronics of the LAr calorimeter will have to receive digitised data
from the front end. The LDPSs will persist with their functionality to provide the energy
content of the Super Cells to the trigger system.
In addition to the L1 trigger, an anterior trigger stage, a so-called Level-0 trigger is envis-
aged. Unlike for the Phase-I Upgrade, in Phase-II, the LDPSs will provide their information
to this new trigger stage.
In parallel to the summation of detector cells to Super Cells in the LTDB and LDPS, the
detector raw data will be buffered in the trigger system. Here they are stored until a first
positive Level-0 trigger decision is taken. Only after passing another positive L1 trigger
decision, data is sent off the detector to the Data Acquisition System (DAQ).
The processing of the Super Cell data before providing information to the trigger system
may go further than summing energies of neighbouring cells (compared to the Trigger Tow-
ers in the current and the Super Cells in the Phase-I upgraded system). Ideally, the evalu-
ation of electromagnetic shower shapes or the recognition of pi0 → γγ signatures might be
feasible exploiting the full calorimeter granularity. The algorithms to be applied for these
calculations are subject of on-going research. The final algorithmic layout will also depend
on the technological progress of signal integration in FPGAs with respect to the latency re-
quirement of the trigger system.
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In any experimental setup dedicated to the measurement of a certain quantity, e.g. the
deposited energy E of a particle in the Liquid Argon (LAr) calorimeter, the measurement
itself can be biased from different influences. These influences, or signal distortions, can
be noise, a baseline shift of the signal or any similar effects.
The aim of filter algorithms is to suppress these effects as well as possible. The general
procedure of filter algorithms is to process the measured input quantity X and to transform
it to the filtered signal Y = f (X ) with f being the filter specific transformation function. In
the analogue domain, X and Y are continuous values.
In the digitial domain, samples x(i ) of X are processed and result in discrete signal samples
y(i ) of Y . The properties of the transformation function f determine the further classifica-
tion of the different (digital) signal filters. In the following some relevant filter algorithms
for this work are presented in more detail.
5.1 Finite Impulse Response Filter
Finite Impulse Response (FIR) filters [81] play an important role in the digital domain of
signal processing.
A FIR filter transforms a given number of N input samples x(i ),1≤ i ≤N , to a well defined
output value y by linear combination. Given x(i ) as a continuous series of values with a
fixed sampling interval, y itself becomes a series of values, y(n), for each interval.
This process can be brought into the equation
y(n)= a0x(n)+a1x(n−1)+·· ·+aN−1x(n− (N −1)), (5.1)
where ak are the weighting factors of the linear combination and being denoted as filter
coefficients. The indexing of the series of input samples x(i ) is chosen such that x(n) is the
most recent sample and x(n−(N−1)) is the oldest. A continuously running FIR filter hence
shifts the samples x(i ) with respect to the filter coefficients.
The complexity of the linear combination and hence the number of input samples N being
convoluted is referred to as filter depth.
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Equation 5.1 is expressed more conveniently as
y(n) =
N−1∑
k=0
ak x(n−k), or
y =∑
k
ak xk ,
(5.2)
which is at the same time the defining equation of a FIR filter.
The property of a FIR filter of stabilising the output y(i ) back to zero after having processed
a Kronecker delta peak δi j as input is meant by being finite in signal processing, where
δi j =
{
1 if i = j ,
0 if i 6= j . (5.3)
It is obvious that the influence of the Kronecker delta is being propagated out of the filter
after having processed the finite number of N further input samples being zero.
5.1.1 Signal distortions and choice of ﬁlter coeﬃcients
The choice of the filter coefficients ak defines the further properties of a FIR filter. Many
different methods to optimise the coefficients exist, defining specific classes of FIR filters.
They all are strongly dependent on the expected input values xk and the desired output
signal y .
The main purpose of FIR filters being applied in the readout of the LAr calorimeter system
is the recognition and reconstruction of truly deposited energies of particles in the detector
cells based on Analog-Digital Converter (ADC) data samples Si of detector signals.
Unfortunately, the measured pulse is rarely as clean as shown in figure 3.13(b) for an ideal
detector pulse. Several sources of distortion and variations must be taken into account that
alter the original signal.
• Noise is a first variation entering the measurement. It is referred to as white noise in
case of a Gaussian distribution with an average value of zero. This source deteriorates
the resolution of the measurement and can be minimised by averaging over a large
number of samples. In the process of measuring the deposited energy of particles in
the detector, possible sources of such white noise are the output of the shaper as well
as the digitising ADC.
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• Pileup is another uncertainty of the measurement. Pileup are events originating from
inelastic proton-proton collisions on top of the interaction of interest (the signal) as
a superposition. It is distinguished between in-time pileup and out-of-time pileup.
The in-time pileup is the superposition of events being induced at the very same
time (with respect to the sampling points) as the signal. This leads to an ambigu-
ity of the measurement. A measured amplitude A∗ could be the exact amplitude A
of the signal, A∗ = A; or it could be the superposition of a signal amplitude A and
(eventually) multiple in-time pileup events with contributions Ai , all summing up to
A∗ = A+∑i Ai .
At the LHC, the mean in-time pileup is directly given by the interactions per bunch
crossing, µ, as introduced in section 3.2.2.
The pT-distribution of those in-time pile-up energy distribution follows an exponen-
tial and power-law behaviour at low and high pT, respectively [82]. Figure 5.1 shows
an example event with 20 pileup events.
• The third signal distortion in the measurement is the out-of-time pileup. Congru-
ously, it is the superposition of the signal of interest at time τ= t0 with delayed con-
tributions at times ti , i 6= 0. In terms of meaningfulness, only contributions in a time
window∆t given by the pulse length of a signal are considered as out-of-time pileup.
If a measurement produced Kronecker delta peaks only (and no time lasting shape),
the notion of out-of-time pileup would not be meaningful.
In the following sections, specific FIR filters being most fitted to the expected input signal
of the calorimeter cells are presented.
5.1.2 Optimal Filtering
In a system where a well known signal shape g (t ) is produced and equidistant data samples
Si of this shape of unknown amplitude A are measured, the samples Si can be expressed
as
Si = Ag (ti −τ) (5.4)
where τ is the time defference to the assumed crossing time of the interacting particle
bunches.
The Optimal Filter (OF) described by Cleland and Stern [9] seeks extracting the amplitude
A and the time origin τ by the approach of a χ2 function built from the measured data set
Si .
The χ2 function is defined as
χ2 =∑
i j
[Si − Ag (ti −τ)]Vi j [S j − Ag (t j −τ)] (5.5)
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Figure 5.1: The illustration shows the disintegration of a Z boson into two muons (yellow
trajectories) as the signal of interest. This process in accompanied by multiple coinciding
proton-proton interactions, so-called pileup [83].
introducing the weight matrix Vi j for the measured samples Si .
Making use of the Taylor expansion on τ, g can be expressed using the time derivative
g ′(t )= d g (t )/d t as
g (ti −τ)= g (ti )−τg ′(ti )+higher order terms (5.6)
which brings equation 5.5 into the form
χ2 =∑
i j
(Si − Agi + Aτg ′i )Vi j (S j − Ag j + Aτg ′j )
=∑
i j
(Si −α1gi +α2g ′i )Vi j (S j −α1g j +α2g ′j )
=∑
i j
Si Vi j S j +α21Q1+α22Q2−2α1α2Q3−2α1Q4+2α2Q5
(5.7)
Here, the Lagrange parameters α1 = A and α2 = Aτ as well as the summands Qi have been
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introduced:
Q1 =
∑
i j
gi Vi j g j = g †V g
Q2 =
∑
i j
g ′i Vi j g
′
j = g ′†V g ′
Q3 =
∑
i j
g ′i Vi j g j = g ′†V g
Q4 =
∑
i j
gi Vi j S j = g †V S
Q5 =
∑
i j
g ′i Vi j S j = g ′†V S
(5.8)
For better readability the matrix notation has been used. Solving the Lagrange problem by
setting ∂χ2/∂αi = 0 leads to the linear equation system
∂χ2
∂α1
= 0=−Q4+α1Q1−α2Q3
∂χ2
∂α2
= 0=Q5−α1Q3+α2Q2.
(5.9)
Its solution gives expressions for the desired amplitude A
A =α1 = 1
∆
(Q2Q4−Q5Q3) (5.10)
and the time origin τ
Aτ=α2 =− 1
∆
(Q1Q5−Q3Q4) (5.11)
in which ∆=Q1Q2−Q23.
In order to make use of equation 5.10 and equation 5.11 by the means of signal processing,
these equations have to be transformed into the form of equation 5.2. One thus defines two
FIR filters as follows:
u =∑
i
ai Si , v =
∑
i
bi Si (5.12)
The aim is to choose the coefficients ai and bi in such a way that u will be equal to the
signal amplitude A and v will evaluate to Aτ.
Taking into account noise ni , the measured samples Si in Taylor expansion express as Si =
Agi−Aτg ′i+ni . Now requiring the expectation values of u and v to be A and Aτ respectively,
one arrives at
A = 〈u〉 =∑
i
(Aai gi − Aτai g ′i +〈ni 〉)
Aτ = 〈v〉 =∑
i
(Abi gi − Aτbi g ′i +〈ni 〉).
(5.13)
53
5 Filter Algorithms
Equation 5.13 raises boundary conditions for ai and bi under the assumption of white
noise: ∑
i
ai gi = 1,
∑
i
ai g
′
i = 0, (5.14)∑
i
bi gi = 0,
∑
i
bi g
′
i =−1. (5.15)
The variances of u and v express as
Var(u) =∑
i j
ai a j 〈ni n j 〉 =
∑
i j
ai a j Ri j
Var(v) =∑
i j
bi b j 〈ni n j 〉 =
∑
i j
bi b j Ri j ,
(5.16)
where the expectation value 〈ni n j 〉 = Ri j is the noise auto-correlation function evaluated
at the time ti − t j .
By minimising these variances while satisfying equation 5.14 and equation 5.15 by intro-
ducing Lagrange multipliers λ,κ,µ and ρ, one determines
Iu =
∑
i j
Ri j ai a j −λ
(∑
i
ai gi −1
)
−κ∑
i
ai g
′
i ,
Iv =
∑
i j
Ri j bi b j −µ
∑
i
bi gi −ρ
(∑
i
bi g
′
i +1
)
.
(5.17)
When proceeding in the same manner as done for equation 5.7, the partial derivatives set
to 0 give
∂Iu
∂ai
=∑
j
Ri j a j −λgi −κg ′i = 0,
∂Iv
∂bi
=∑
j
Ri j b j −µgi −ρg ′i = 0.
(5.18)
The solution of this set of linear equations, expressed in matrix form for a = ai and b = bi
is
a =λV g +κV g ′,
b =µV g +ρV g ′. (5.19)
Here, the matrix V is the inverse of the auto-correlation matrix R = Ri j , which is the same
matrix V used in equation 5.5.
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The determination of the Lagrange multipliers is done with the aid of equation 5.14 and
equation 5.15. For λ and κ, the set of linear equations is
g †a = 1=λg †V g +κg †V g ′,
g ′†a = 0=λg ′†V g +κg ′†V g ′. (5.20)
The equations for µ and ρ are similar.
The solution of equation 5.20, in notation of equation 5.8, is
λ = Q2
∆
, κ=−Q3
∆
µ = Q3
∆
, ρ =−Q1
∆
(5.21)
where ∆=Q1Q2−Q23, again.
In the end, with this expression one arrives at equation 5.10 and equation 5.11 by substi-
tution of the Lagrange multipliers in equation 5.19 and insertion of a and b into equa-
tion 5.12.
This shows that minimising the variances of A and Aτ and minimising the χ2 function are
equal to the first order.
At the same time, equation 5.21 and equation 5.20 define the procedure how to calculate
the filter coefficients ai and bi for the optimal filter.
The auto-correlation matrix R = Ri j = 〈ni n j 〉 is supposed to take into account all sources
of signal distortion, namely noise and (in- and out-of-time) pileup. It is determined by
Ri j = 〈S′i S′j 〉−〈S′i 〉〈S′j 〉 (5.22)
with the S′i including the two contributions of electronic (thermal) noise and both species
of pileup (parallel noise).
To summarise, the optimal filter calculates the signal amplitude A and the timing τ of a
signal from a given set of samples Si by the means of calibrated coefficients ai and bi ac-
cording to two FIR filters (and a division):
A =∑
i
ai Si ,
τ= 1
A
·∑
i
bi Si
(5.23)
The calibration of the filter coefficients ai and bi is to be done as shown above based on the
noise sources. With a (simplified) χ2 test, the quality of the calculation can be quantified:
χ2 =∑
i
(
Si − Agi + Aτg ′i
)2 . (5.24)
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The normalisation factor 1
N 2
is omitted for simplicity. It scales the quality measurement,
but does not effect the comparison of consist measurements.
A remark must be made at this point: The set of defining equations of the optimal filter
(equation 5.23) assumes a pre-selected (and pre-numbered) set of data samples matching
the first N samples of the given pulse shape g . If data samples are shifted with respect to
the pulse shape origin, or if the phase is not known at all in a continuous system, then the
meaningfulness of the calculated amplitude A must be verified. This can be achieved by
the means of a quality test (e.g. equation 5.24) or similar measures.
5.1.3 Wiener Filter
Another type of filters are least squared error filters, initially formulated by Kolmogorov and
Wiener independently [84]. Here, the approach is also to minimise the error between input
signal x and output signal yˆ , but not by the means of a known pulse shape, but with the
help of the (known) desired output signal y and its deviation from yˆ .
The FIR filter equation of a Wiener Filter (WF) is thus written as
yˆ =∑
i
ai xi = aT x , or
yˆ = X a.
(5.25)
The second line here represents the continuous application of the FIR filter to the input
sequence xi . Each line of the matrix X contains the corresponding consecutive subset of x
with increasing index m, such that yˆ = {. . . , yˆm−1, yˆm , yˆm+1, . . . }.
The WF error signal e is then defined as
e ≡ y − yˆ
= y −X a. (5.26)
The goal is now to minimise the average error effect. Applying the mean square error
E [e2(m)] to equation 5.26 leads to the expression
E [e2(m)] = E [(y(m)−aT x)2]
= E [y2(m)]−2aT E [xy(m)]+aT E [xxT ]a
= ry y (0)−2aT r xy +aTRxxa
(5.27)
with the cross-correlation vector r xy = E [xy(m)] of the input signal and the desired signal,
and the auto-correlation matrix of the input signal Rxx = E [xxT ].
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Minimising this function is achieved by calculating the gradient with respect to the filter
coefficient vector and setting it to zero:
∂
∂a
E [e2(m)]= 0 =−2E [xy(m)]+2aT E [xxT ]
0 =−2r xy +2aTRxx
(5.28)
The solution of equation 5.28 is the defining equation for the desired filter coefficients:
a =R−1xxr xy , (5.29)
or, written in the expanded matrix form

a1
a2
a3
...
aN−1
=

rxx(0) rxx(1) · · · rxx(N −1)
rxx(1) rxx(0) · · · rxx(N −2)
rxx(2) rxx(1) · · · rxx(N −3)
...
...
. . .
...
rxx(N −1) rxx(N −2) · · · rxx(0)

−1
rx y (0)
rx y (1)
rx y (2)
...
rx y (N −1)
 (5.30)
Under the assumption of a quasi-stationary input signal x, the auto-correlation rxx and
cross-correlation rx y are computed as
rxx(k)= 1
N
N−1∑
m=0
x(m)x(m+k) (5.31)
and
rx y (k)= 1
N
N−1∑
m=0
x(m)y(m+k). (5.32)
The WF thus nearly acts like an adaptive filter (introduced in section 5.3): The filter coef-
ficients are calculated upon the desired signal y that is formed from the input signal x. In
the event of a changing signal shape, coefficients could be re-calculated according to the
updated cross- and auto-correlation (equation 5.29).
In the perspective of reconstructing an energy deposit of signal amplitude A based on the
input samples Si following a given pulse shape g , the WF can be used to transform the
relatively long pulse shape into a Kronecker delta peak of amplitude A.
The training of the filter (its coefficients) would take into account the set of input samples
x = {Si }, being composed of contributions of the actual energy deposits of amplitudes A′i
(folded by the pulse shape g ) as well as all signal distortions (noise and pileup). The desired
output signal y would include the sequence of according Kronecker delta peaks of the en-
ergy deposits A′i , allowing a defined output latency. This training relies on the availability
of a desired output signal y and is thus best done in a simulation.
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5.2 Inﬁnite Impulse Response Filter
A more general signal transformation procedure than FIR filters are so-called Infinite Im-
pulse Response (IIR) filters. Their name giving characteristic is the property of producing
an infinite-duration response from a unit input sample. This is due to the fact, that IIR
filters involve anterior results in the calculation of each step.
For discrete, recursive systems, the filter response y(n) can be expressed by
y(n)= 1
b0
(
N−1∑
k=0
ak x(n−k)−
M∑
l=1
bl y(n− l )
)
, (5.33)
where xi is the input signal, yi denotes the filter output, ak are the input signal filter co-
efficients (filter depth N ), and bl are the filter coefficients (filter depth M) of the previous
output signals fed back to the input.
Comparing equation 5.33 and equation 5.2 underlines the generality of IIR filters over FIR
filters: By excluding the feedback loop (bi = 0 ∀ i > 0), the defining equation of an FIR filter
is obvious.
Due to their properties of infinite response, IIR filters are excluded from an application in
the envisaged project.
5.3 Adaptive Filters
For applications where the statistics of the input signal cannot be specified a priori, a more
general class of filters with adjustable coefficients can be employed. These filters are called
adaptive filters [85,86]. They incorporate algorithms which allow the filter coefficients to be
recalculated and adapt to the signal statistics at run-time. Both IIR filters and FIR filters can
be considered for adaptive filtering, but the adaptation of FIR filters is the most practical.
The main consideration of adaptive filters is the criterion for optimising the filter para-
meters. It must be a meaningful measure of the filter performance and at the same time,
it must be expressible in a practically realisable algorithm. A meaningful measure is the
estimation error e(n) of the n-th filter result with respect to the desired signal d(n)
e(n)= d(n)− dˆ(n). (5.34)
For simplicity, let dˆ(n) be the result of an FIR filter with coefficients h(n) and filter depth
M ,
dˆ(n)=
M−1∑
k=0
h(k)x(n−k), (5.35)
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then the estimation error e(n) expresses as
e(n)= d(n)−
M−1∑
k=0
h(k)x(n−k). (5.36)
One should note that this equation has been the starting point for calculating the filter
coefficients of the WF (compare equation 5.26). Hence, the relation for calculating the op-
timised vector of filter coefficients hopt derives in complete analogy to the procedure for
the WF. In the notation used for the adaptive filter this relation is
hopt =Γ−1M γd (5.37)
and, in terms of its components, equals to equation 5.28. Here,ΓM denote the auto-correlation
matrix and γd the cross-correlation vector.
The main difference, however, is that the input signal x(n) is not assumed to be stationary,
but variable. As a result, also the auto-correlation and the cross-correlation vary over time.
Now, the challenge is to find a realisable algorithm to determine the optimised coefficients
hopt.
An efficient way of calculating the full solution is the Levinson-Durbin algorithm [87, 88].
A gradient method for solving hopt iteratively is the LMS algorithm, presented in the next
section.
5.3.1 The LMS Algorithm
The idea of the least mean squares (LMS) algorithm [89] is an iterative calculation of the
vector of filter coefficients hM (n) in the form
hM (n+1)=hM (n)+ 1
2
∆(n)S(n) (5.38)
where ∆(n) is a step size at the n-th iteration and S(n) is a direction vector.
By applying the steepest-descent search, the direction vector S(n) simply becomes the gra-
dient vector g (n) at the n-th iteration, where
g (n) = ∂E [e
2(m)]
∂hM (m)
= 2[ΓMhM (n)−γd ]
(5.39)
in analogy to equation 5.28 and thus
hM (n+1)=hM (n)− 1
2
∆(n)g (n). (5.40)
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Here the cross- and auto-correlation still enter the processing algorithm. If ΓM and γd are
not known, equation 5.40 cannot be solved. Thus, another estimation for the gradient has
to be found.
The orthogonality principle points a way out of this dilemma. According to this principle,
the mean-square estimation error is minimised if the error e(n) is orthogonal to the esti-
mate dˆ(n) in the statistical sense:
E [e(n)dˆ(n)]= 0. (5.41)
Thus, respecting equation 5.35, one arrives at the equivalent condition
E [e(n)X M (n)]=γd −ΓMhM (n), (5.42)
where X M (n) is the vector of input samples x(n−k), k = 0,1, ..., M − 1. Now the gradient
vector g (n) can be estimated by the error e(n) and the input samples x(n) by
g (n)=−2E [e(n)X M (n)]. (5.43)
The easiest estimate g (n) is simply
gˆ (n)=−2e(n)X M (n). (5.44)
With a substitution of gˆ (n) for g (n), the iterative algorithm of equation 5.40 for the deter-
mination of the filter coefficients hM is defined as
hM (n+1) =hM (n)+∆(n)e(n)X M (n)
=hM (n)+∆e(n)X M (n).
(5.45)
The second line of equation 5.45 denotes a fixed step size ∆.
Obviously, the number of calculations to be carried out to obtain the new filter coefficients
hM by this method is significantly improved over the approach with the auto- and cross-
correlation ΓM and γd presented in equation 5.37.
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This chapter lays out the different filter algorithms considered for a possible application in
the upgrade of the Liquid Argon (LAr) calorimeter readout electonics. It also defines dif-
ferent criteria and performance parameters to evaluate the filter algorithms for later chap-
ters.
6.1 Bunch Crossing Identiﬁcation
Before considering filter algorithms suitable for the upgrade of the LAr calorimeter of the
ATLAS detector, the two terms bunch crossing (BC) and Bunch Crossing Identification
(BCID) must be clarified for their use in the following.
In a collider experiment, bunches of particles collide at a given frequency f . For the LHC
this frequency is fLHC = 40MHz. The moment of a colliding bunch is called a BC.
In another sense, this term also generates a discrete time reference: The (temporal) dis-
tance between two colliding bunches is also denoted as one BC, being equivalent to the
bunch spacing, a time interval of ∆tBC = f −1LHC = 25ns. It may be remarked that there are
gaps in the LHC bunch structure for technical reasons [4]. Nevertheless, the time indica-
tion in BCs refers to the time interval of multiple ∆tBC.
The general term BCID denotes the idea of determining the BC of an event (the moment of
the particle collision) for the purpose of triggering on it. In terms of the induced pulse in
the front end electronics of the current readout system (see chapter 3), this is given by the
time of the (very steep) rising edge of the detector pulse, or equally, by the starting point of
the shaped pulse. In figure 3.13(a), the BC corresponding to the time origin is meant when
asking for the BCID of that event.
Given the fact that only sampled data of the detected pulse are available after digitisation,
the process of BCID is a slightly more complex endeavour. A rather simple approach is
the recognition of the maximum sample, and, by knowledge of the initial pulse shape, the
backward projection to the actual BC. This approach is feasible for the regular case where
the signal is not saturated or otherwise disturbed.
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The task of BCID is currently done in the Level-1 (L1) trigger: Here, the analogue signal
sums (Trigger Towers) are sampled, and based on the recognition of a maximum over a
certain threshold, the event (and thus a given BC) is triggered on.
Figure 6.1 illustrates the two-step procedure done in the PreProcessor of the L1 trigger for
non-saturated signals.
conditioning of the 
analogue input
10-bit pulse digitisation 
at 40 MHz
BC identification
& fine-calibration
Figure 6.1: Sketch of the Bunch Crossing Identification (BCID) as done in two steps in
the PreProcessor of the L1 trigger: The analogue signal is digitised first and based on a
maximum finder, the energy as well as the corresponding BC are calculated [90].
Special attention has to be given to the case of saturation, or even if the maximum is am-
biguous. The unsampled analogue signal peak may just be between two sampling points.
In such cases, the BCID has to be done by other means. The L1 trigger group proposes an
oversampling of the pulse shape with 80 MHz to deal with this issue [90], currently being
installed in the Phase-0 Upgrade.
The BCID procedure has to be adopted to the front end readout electronics of the LAr
calorimeter for the upgrade. Here, it splits up into two sub-tasks: The first task is to recog-
nise the deposited energy. That includes the suppression of background noise. In the event
of such a recognised energy, the BCID of interest with the energy content is to be forwarded
to the L1 trigger.
In a free-running, continuous system, this approach changes slightly: The reconstruction
of energy deposition is to be done by any digital filter algorithm at each BC. Hence, for each
BC a reconstructed candidate energy is available and the idea of BCID inverts. Rather than
’identifying one BC’ out of a given sequence of possible BCs (e.g. by available history as
depicted in figure 6.1), the currently reconstructed energy connected to a past BC must be
’tagged’. The latency of the filter algorithm then permits to reference back to the original
BC of interest.
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In this view, the BCID (the tagging of interesting BCs) becomes an intrinsic feature of the
filter algorithm in a free running system.
6.2 Design Considerations
This section shall motivate the choice of potential filter algorithms in terms of their practi-
cality for the intended free-running readout system of the upgraded readout electronics.
6.2.1 Required Filter Properties
Feasibility
The most obvious constraint is a technical aspect. The design or choice of a potential filter
has to be realisable in currently available hardware.
That includes two considerations: First of all, the filter algorithm must be based on calcu-
lations that can be mapped onto state-of-the-art Field Programmable Gate Arrays (FPGAs)
with their internal sources of digital signal processing. Secondly, the filter algorithm must
fit the target device. More precisely, the hardware representation of the number of required
instances of filter algorithms (and their interfaces for data transport) must be compati-
ble with the number of available hardware resources (multipliers, memory, transceivers)
within the envisaged target FPGA. Please refer to section 9.2 for a more comprehensive in-
troduction of FPGAs.
In the perspective of implementation of filter algorithms, one of the basic limitations is
the amount of available multipliers, so-called Digital Signal Processors (DSPs). The current
series of Virtex-7 FPGAs of Xilinx® provide from 1120 up to 3600 DSPs [91]. For this ven-
dor, one DSP can be identified as a dual value multiplier unit of well defined bit widths.
For comparison, the announced Arria 10 series FPGAs of ALTERA® provide up to 1678
DSPs [92]. Here, the functionality of a cited DSP unit is different and must be considered
as a dependent dual multiplier unit for two pairs of input values. The two types of DSPs are
schematically illustrated in figure 6.2.
Especially in case of the ALTERA® DSPs, the actual utilisation heavily depends on the al-
gorithm. For safety, the number of DSPs indicated by the datasheet should thus be under-
stood as the double of independent multipliers actually available.
The utilisation of DSPs for the filter algorithms considered in the following will always refer
to a notation of Xilinx® DSPs. Other requirements are imposed by the envisaged purpose
of the filter algorithm.
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(b) Simplified structure of an ALTERA® DSP
Figure 6.2: The simplified structure of competing DSP solutions by Xilinx® and ALTERA®
are illustrated. While Xilinx® DSPs show a clear structure of a single pair multiplier (a), the
solution of ALTERA® is a dependent dual pair multiplier (b).
Continuity
As mentioned in section 6.1, the ideal filter algorithm for the upgrade incorporates the
means of precisely determining energy deposits at precisely associated BCs. Thus, it has
to run an energy reconstruction algorithm continuously, accepting new input samples Si
at each BC. The second part is to identify the result of such a reconstruction algorithm as
a valid energy deposit or to discard it, due to being background or being an artifact of the
reconstruction algorithm itself.
Eventually, the output of the ideal filter in the time domain would consist of a series of
zeros, interjected with well calculated energy deposits Ei for the corresponding BCs, or,
allowing a certain, well defined latency of the filter algorithm, at corresponding delayed
BCs.
The criterion of continuity also includes the wish for not introducing any dead-time to the
algorithm.
History Independence
Another aimed property of the filter is its independence of events having happened in the
past. There should not be any interference of past events with the measurement of the
current event. In the case where energy deposits occur with a low frequency and are well
separated in time (larger then the pulse shape duration T ), that criterion should be fulfilled
easily.
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In the case of overlapping signals (delayed by some time shift ∆t < T , also referred to as
out-of-time pileup), it is aimed to reconstruct subsequent energy deposits with unbiased
energy resolution and efficiency.
Noise Suppression
The filter should suppress noise and other signal distortion effects as well as possible and
lead to a precisely calculated energy deposit.
Stability
A further criterion for the choice of a suitable filter algorithm is its stability. That specifically
means it should not start oscillating nor should it run to any extreme value upon some
given input data.
Adaptability
Pulse shapes play an important role in the LAr calorimeter of the ATLAS detector. Although
the LAr calorimeter is one great sub-detector component, still different types of electronic
sub-elements produce various pulse shapes upon the same detector input signal. For most
detector regions, the general shape of a pulse is similar to the one given in section 3.6.3.
Specific time constants in the shaper and electrode configuration of each detector layer
vary this depicted ideal pulse shape to longer, shorter, or differently transformed pulses.
The filter algorithms should thus be capable of handling different pulse shapes. This adop-
tion is not needed in real-time, but by configuring the filter specifics beforehand for the
different detector layers and regions by pre-calibration.
Timing and Latency
When working in a time restricted regime where latencies are an issue (imposed by the L1
trigger), also the timing of the filter algorithm is crucial.
The filter response to an input signal must arrive within a maximum delay of 6 BCs (150 ns)
according to the trigger design requirements of latency (table 2 of [8]). Here, 1 BC is re-
served for subtracting a pedestal value, and 5 BCs are considered for the energy calculation.
A constant latency of the filter algorithm is preferred and a necessary requirement for any
planning of the hardware implementation.
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6.2.2 Measurable Performance Parameters
A filter that fulfils the general requirements and design considerations mentioned so far,
can be further evaluated by specific performance parameters introduced in this section.
These parameters will be obtained by simulation.
In order to define such parameters, first the input and output data have to be clarified that
build the basis for any classification.
• Data stream: The evaluation of filters is based on simulations over a given number
of BCs. This creates a continuous data set called data stream. The filter creates an
output data stream from a simulated input data stream.
• Deposited energy EDepo: For each BC, an energy EDepo may be deposited at the sim-
ulated detector cell. In the simulation, EDepo is folded with the detector cell specific
pulse shape and superposed with noise contributions. The result is continuously
digitised and creates the input data stream.
• Reconstructed energy EReco: The output data stream consists of a sequence of recon-
structed energies EReco. For each BC EReco can be compared to the original EDepo. Of
course, not all BCs will contain EReco 6= 0.
• Noise: Noise is a permanent contribution to the input data stream. It contains ther-
mal noise and pileup noise, each separable in the simulation. For each BC a noise
contribution is generated.
Signal Detection Eﬃciency
The signal detection efficiency εsd is a measure for the positive filter performance and
quantifies the reconstruction power of the algorithm. It is defined as
εsd =
NEReco
NEDepo
(6.1)
where NEReco is the number of energy depositions EDepo correctly being reconstructed by
the filter as EReco and NEDepo is the total number of energy depositions building the basis of
the input data stream.
Relative Diﬀerence of Reconstructed to Deposited Energies
To denote an energy being properly reconstructed, the relative deviation ∆rel of the recon-
structed energy EReco from the deposited energy EDepo must be within a defined (relative)
tolerance level δ:
|∆rel| ≤ δ. (6.2)
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The relative energy difference ∆rel itself is another performance measure and is defined
as
∆rel =
∆E
E
= EReco−EDepo
EDepo
. (6.3)
Fake Eﬃciency
The number of energies that are reconstructed and put out by the filter but do not occur
in the basis of the input data stream (NEDepo ) are quantified by the fake efficiency εfk. Here,
also energies which are not reconstructed correctly by the filter (energies EReco with |∆rel| >
δ) contribute. The fake efficiency εfk is defined as
εfk =
NEDepo
NEReco
(6.4)
where NEReco is the total number of EReco 6= 0 put out by the filter.
6.3 Filters Variants
In the following sections, an overview of the different filter algorithms is given, that have
been considered as candidates for the upgraded readout electronics. The basic idea is pre-
sented and the feasibility in the view of hardware implementation is considered.
The performance of the different filter algorithms with respect to the criteria defined in the
previous section will be presented in chapter 8.
The classes of adaptive filters as presented in section 5.3 as well as Infinite Impulse Re-
sponse (IIR) filters (section 5.2) are excluded as suitable candidates. Adaptive filters adjust
their transfer function during operation to adapt to slightly changing pileup and electronic
noise levels. They rely on a reference signal and have a relatively long transition time. From
the hardware point of view, they heavily make use of matrix multiplications to be carried
out in the FPGA on the LAr Digital Processing System (LDPS) for each readout channel.
These aspects discourage an FPGA implementation and hence rule them out in the per-
spective of the envisaged purpose. IIR filters are avoided as well for their possible infinite
feedback, which contradicts the criterion of history independence and stability.
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6.3.1 Algorithms based on the Optimal Filter
As a legacy of the current readout system, the Optimal Filter (OF) (see section 5.1.2) served
as a baseline. For this filter, an FPGA design has been developed [93] already.
The filter depth of the default implementation of this OF is d = 5 which results in an occu-
pation of five DSPs per filter unit.
The performance of this filter in the current system is continuously verified [94, 95].
In order to integrate the feature of BCID in addition to the continuous calculation of the
energy deposits, the algorithm must be extended. In the following, possible extensions are
presented.
Optimal Filter with Maximum Finder
In analogy to the procedure applied in the current L1 trigger (see section 6.1), a standard
extension to properly tag the BC of the energy deposition is the determination of the maxi-
mum in the temporal sequence of the filter response.
By definition, to find a maximum energy deposit a sequence of 3 consecutive inputs Ai ,
i = 1, . . . ,3 is compared. The second amplitude, A2, is put out if it is above a given threshold
Ethres and the maximum condition is fulfilled:
EReco =
{
A2, if (A2 > A1)∧ (A2 > A3)∧ (A2 > Ethres)
0, otherwise
(6.5)
This filter is referred to as Optimal Filter with maximum finder (OFMax). Figure 6.3 exem-
plarily illustrates its acting for well separated energy deposits.
By requiring the threshold Ethres = 0, the negative lobe of the input pulse shape can be
suppressed effectively. The implementation of this extension in hardware does not require
much resources and especially no further DSPs.
Still, a loose maximum criterion may be faked by spontaneous noise or pileup. Increasing
the threshold Ethres > 0 can overcome this issue on the cost of losing low energy deposits
0< EDepo < Ethres.
The timing behaviour of this solution can be seen nicely in figure 6.3: It takes 4 BCs to
propagate the energy deposit (GEANT4 Hit [96, 97]) to a peak of the pulse shape. Another
two BCs pass during the processing in the OF. By definition, a last BC is required to finally
propagate the peak through the maximum finder.
68
6.3 Filters Variants
BC
4040 4060 4080 4100 4120 4140
 
[G
eV
]
TE
-5
0
5
10
15
20
25
GEANT4 Hits
LAr Digitization
Optimal Filter
Maximum Finder
Figure 6.3: Example sequence of OFMax: The hit energies (blue) are first shaped and digi-
tised (black) which is the input for the OF. The output of the OF (red) is then fed into the
maximum finder which produces the final output (green) of the filter chain.
The implementation of the OFMax consists of one Finite Impulse Response (FIR) filter for
the energy calculation according to the first part of equation 5.23 and a separable post pro-
cessing for finding the maximum. The FIR filter for calculating the timing is not necessary
in this approach.
Optimal Filter with Timing Cut
The additional constraint for detecting an energy deposit at the correct timing τ can be
taken into account alternatively to the maximum identification, referring to the second
part of equation 5.23.
This requires the additional implementation of a second FIR filter for the calculation of τ,
occupying another 5 DSPs. Additionally, a division by energy (or the multiplication with
the inverse) has to be carried out and a constraint on the resulting τ must be made. Espe-
cially the division is a challenging task in hardware in a tough latency regime which can be
overcome by the implementation via a look-up table (LUT).
This filter is referred to as Optimal Filter with timing cut (OFτ). Figure 6.4 depicts the filter
behaviour.
The calculated energy E will then be determined as
EReco =
{
A, if (A > 0)∧ (τmin < τ< τmax)
0, otherwise
(6.6)
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with the calculated amplitude A and τmin and τmax as lower and upper limit for τ.
For the performance results presented in chapter 8, the values of τmin =−0.3 BC and τmax =
0.3 BC have been chosen.
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Figure 6.4: Example sequence of OFτ: As the timing condition is calculated in parallel
to the energy, the timing result is evaluated immediately such that no further latency is
spent. In actual hardware, the evaluation of the timing constraint would introduce one
FPGA clock cycle delay (a few ns) which is small in comparison to one BC interval (25 ns).
Optimal Filter with χ2 Cut
Another option for determining the BC corresponding to an energy deposit is the applica-
tion of the quality cut based on equation 5.24. As shown in the introduction of the OF, the
χ2 should be minimal at the corresponding BC.
Thus, the energy deposit EDepo can be retained by requiring
EReco =
{
A2, if (χ22 <χ21)∧ (χ22 <χ23)∧ (A2 > 0)
0, otherwise
(6.7)
with A2 being the second of three consecutive outputs of the OF and χ2i being the corre-
sponding quality measures. This filter is referred to as Optimal Filter with χ2 cut (OFχ2 ).
Hence, reconstructed energies occur on minimum χ2 and on positive energies Ai only. Yet,
finding the minimum of χ2i introduces another BC of latency which can be seen in fig-
ure 6.5.
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Figure 6.5: Example sequence of OFχ2 : The check on χ
2 properly retrieves the energy
depositions.
In comparison to the OFτ, no division is required here and the χ2-check can be imple-
mented in hardware easily. Nevertheless, the hardware implementation of the χ2 calcula-
tion is resource intensive: Two interconnected FIR filters are required for calculating the
χ2 in addition to the FIR filter for the calculation of Aτ. For a filter depth of five and the
need of one DSP for the squaring, a total utilisation of 25 DSPs is estimated for such an
implementation.
Optimal Filter with Simpliﬁed |χ| Cut
In order to reduce the resource utilisation but stick to the idea of the OFχ2 , a less restrictive
version of the quality cut is laid out.
The Optimal Filter with simplified |χ| cut (OF|χ|) is identical to the OF but additionally in-
cludes a simplified and more FPGA-friendly
∣∣χ∣∣-check using the calculated amplitude A,
samples Si and the known pulse shape gi in the style of equation 5.24.
A non-zero output is produced only if at least m samples Si match the pulse shape gi within
a tolerance defined by M according to
∣∣χ∣∣≡ ∣∣Si − gi A∣∣< 1
2M
∣∣gi A∣∣ . (6.8)
The division by powers of two is realised in hardware by right-shifting as a basic function-
ality and is thus very resource friendly.
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The final output of the OF|χ| is determined by
EReco =
{
A, if at least m samples Si satisfy equation 6.8
0, otherwise.
(6.9)
The following figure 6.6 illustrates the acting of this approach for m = 3 and M = 1. These
values are also used to obtain the performance results presented in chapter 8.
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Figure 6.6: Example sequence of OF|χ|: The simplified check on
∣∣χ∣∣ also properly retrieves
the large energy depositions. In comparison to the OFχ2 , also one BC is gained as the
condition can be evaluated directly.
Not only is the latency of this approach reduced by one BC over the OFχ2 , but also the
resource utilisation can be reduced significantly.
The DSPs required for the squaring of χ can be omitted as well as those for the timing
contribution. This effectively leads to only one additional DSP per filter depth of the basic
OF at a trade-off of more intense combinatorial logic.
As an optional feature, a forward correction can be enabled. This forward correction con-
sists of another FIR filter with the length of the input pulse shape reduced by the length of
the OF. It is only active if an event passed theχ-criterion (equation 6.9). Eventually, then the
expected sample sequence, estimated from the calculated energy E and the known pulse
shape gi , is taken into account for the next incoming samples before they enter the OF.
The optional forward correction itself requires more hardware resources than the initial fil-
ter and seems not applicable for a final hardware implementation. It is, however, analysed
here for a benchmark comparison.
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6.3.2 Derivative Filter
A different and simplistic approach in comparison to the OF is the Derivative Filter. Here,
the idea is to design a light-weight implementation of the energy reconstruction based on
the steepness of the rising slope of the pulse shape, or, more precisely from the sign change
of the slope at the peak. The amplitude can be calculated from the negative second deriva-
tive calculated from three consecutive samples. Hence, the implementation of the Deriva-
tive Filter corresponds to a FIR filter of filter depth N = 3. The filter coefficients for the FIR
filter (equation 5.1) are calculated as follows:
a0 = 1
4
w01, a1 =−1
4
(w01+w12), a2 = 1
4
w12. (6.10)
In equation 6.10, w01 and w12 denote weighting factors for fine tuning of this filter which
cause a deviation from the strict definition of the second derivative. By default, these fac-
tors must also include the re-scaling from the second derivative back to the actual ampli-
tude. Due to the continuous shape of the input sequence, the Derivative Filter also requires
an additional BCID condition. Figure 6.7 shows the acting of the Derivative Filter where a
maximum finder is applied for BCID.
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Figure 6.7: Example sequence of Derivative Filter: The simplistic filter clearly reacts on
the sign change of the slope of the incoming pulse shape at its peak. To tag the corre-
sponding energy deposition, a maximum finder is applied which results in an additional
delay of one BC. Already in this short example, a disadvantage of this simplistic approach
of easily faking energy depositions can be observed.
The implementation of such a filter in hardware is very resource friendly in comparison to
all other previously mentioned filters as it only requires 3 DSPs and some basic combina-
torics.
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6.3.3 Wiener Filter with Forward Correction
Motivation
The special interest of the Wiener Filter with Forward Correction (WFFC) is to be sensitive
to overlapping signal contributions with a good energy reconstruction resolution and high
efficiency.
When applying the OF, the peak height of a pulse is eventually biased by a trailing under-
shoot of a precedent pulse which leads to an underestimation of about 20 % (depending on
the pulse shape) of the peak value of the precedent pulse. In an extreme case, an energy
deposit may even be completely hidden by the preceding undershoot of a precedent pulse.
The intention of the WFFC is to cancel out this effect as good as possible and to reconstruct
all energy deposits on a BC-by-BC basis.
By the means of a correction stage it aims to properly detect two (or more) subsequent and
overlapping signals with very good energy resolution.
The correction stage is motivated by the property of an FIR filter to produce a retarded
undershoot in the event of a positive energy reconstruction from an input shape that inte-
grates to zero: Injecting a given set of samples Si from an energy deposition of amplitude
A with a (sampled) shape gi as defined in equation 5.4 into an FIR filter (equation 5.2), one
obtains
y(i ) =
N−1∑
j=0
a j S(i − j )
=
N−1∑
j=0
a j Ag (i − j ).
(6.11)
Accumulating the output of the FIR filter (equation 6.11) over the length l of the pulse shape
G = g1, . . . , gl , an annihilation is found after the inversion of the two sums:
l∑
i=0
y(i ) =
l∑
i=0
N−1∑
j=0
a j Ag (i − j )
= A
N−1∑
j=0
a j
l∑
i=0
g (i − j )︸ ︷︷ ︸
0
= 0.
(6.12)
Hence, any (positive) reconstructed amplitude A˜ is equalised by any FIR filter with self-
implied negative contributions. The aim of a correction stage is thus to limit the impact of
such negative undershoot by the introduction of an additive correction c to the FIR filter
result y .
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In parallel to the development of the WFFC, other filter types and correction algorithms
have been considered and studied, out of which the WFFC was found to be the most promis-
ing and is thus presented here in more detail. Additionally an implementation in hardware
has been developed for a Xilinx® Virtex-5 FPGA [98]. A schematic illustration of the imple-
mentation is given in the appendix, figure B.1.
Working Principle
In order to be able to reconstruct energy deposits in the undershoot of a preceding signal,
the filter algorithm is organised in four steps:
1. Pulse shape transformation to generate a peak detection condition,
2. Correcting the generated transform by contributions from the correction stage,
3. Evaluating the generated transform for the peak detection condition,
4. Taking into account a positively evaluated generated transform to the correction stage.
The individual steps are presented in more detail in the following.
Step 1: Pulse shape transformation In a first step, a Wiener Filter (WF) (see sec-
tion 5.1.3) as a standard FIR filter is applied, transforming the sequence of input samples
Si into a candidate energy sequence Eˆ Recoi :
Eˆ Recoi =
N−1∑
j=0
a j Si− j . (6.13)
The filter coefficients a j are trained such that the resulting input signal of a deposited en-
ergy E Depok folded with the ideal pulse shape G = g1, . . . , gl is transformed into an output
sequence of only zeros except Eˆ Recok being the original amplitude E
Depo
k and Eˆ
Reco
k+1 being of
half its height:
Eˆ Recok = E Depok ,
Eˆ Recok+1 =
1
2
E Depok ,
Eˆ Recon = 0, n 6= {k, k+1}.
(6.14)
From this condition the cross-correlation matrix (equation 5.32) can be calculated to de-
termine the filter coefficients according to equation 5.29.
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As shown in equation 6.12, given the fact that G integrates to zero, also the transformed
sequence integrates to zero. Hence, the condition of zeroing all other outputs Eˆ Recon = 0, n 6=
{k, k + 1} cannot be met and some negative contributions remain. Effectively a longer,
almost constant undershoot is seen in the response of this first, intermediate filter step
(see figure 6.8, red line).
By adjustment of the filter depth d for the WF, the flatness of this undershoot can be regu-
lated. A filter depth d = 6 was found to be a reasonable compromise of producing a reliable
sequence of the peak and its subsequent value of half its height at a comparably stable un-
dershoot when requiring low resource consumption of only 6 DSPs amd a filter latency of
6 BC for the full design.
To cancel the trailing undershoot of the intermediate filter response Eˆ Recoi , further steps are
applied.
Step 2: Correcting the generated transform In a second step, the response of the
Wiener Filter Eˆ Recoi is corrected for contributions ci from the correction stage (filling the
correction stage is discussed in step 4), according to
E˜ Recoi = Eˆ Recoi + ci . (6.15)
Here, E˜ Recoi is the corrected intermediate filter response which is fed into the peak detection
stage.
Step 3: Peak detection The peak detection logic analyses the corrected intermediate
filter response for an eventual sequence of an amplitude E˜ Recoi followed by E˜
Reco
i+1 . By filter
design, the condition
E˜ Recoi+1 ≥ Athres =
1
2
E˜ Recoi (6.16)
is generally fulfilled if the ideal input pulse shape G enters the filter.
Despite such a strict condition, a looser constraint is posed as peak detection condition
granting some additional margin m. One reason for a looser constraint is to give room for
little fluctuations. A second motivation is the actual filter response RWi to the ideal pulse
shape G of the trained WF peaking at index p:
Athres = (
RWp+1
RWp
−m)E˜ Recop . (6.17)
The ratio
RWp+1
RWp
is typically close to 12 , but a margin of m ≈ 0.15 also takes into account the
resulting training effects of the WF as described above.
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The final peak detection condition is imposed as
E˜ Recop+1 > Athres. (6.18)
Consequently, the final result of the WFFC is set in dependence of this condition:
E Recoi =

E˜ Recoi
RWi
, if E˜ Recoi+1 > Athres
0, otherwise
(6.19)
In the positive case, the calculated amplitude E˜ Recoi is rescaled using the filter response R
W
i
to an ideal input pulse shape of amplitude 1 of the trained WF.
Step 4: Correction stage If and only if the detection condition (equation 6.18) is ful-
filled, then, additionally to producing a non-zero final output, also a correction of depth c
is triggered:
cc = fcorr(E˜ Recoi ). (6.20)
The correction function fcorr includes two short FIR filters to flatten the start and the end
of the undershoot of E˜ Recoi . Filter depths of d1 = 3,d2 = 2 perform reasonably well at com-
parably low resource utilisation (d1+d2 = 5 DSPs are required).
In between the two FIR filters, a constant fraction adder (requesting another DSP) is applied
to cancel the nearly flat intermediate values (refer to the red line in figure 6.8).
The contributions eventually added to the correction stage propagate through it on each
new incoming sample. As a result, the corrections can properly be taken into account for
upcoming reconstructed candidate energies Eˆ Recoi in the second step of the WFFC (refer to
equation 6.15).
Although the correction stage is not cancelling out the undershoot of the intermediate filter
response E˜ Recoi perfectly, the deviations from zero are very small (in the 1 % range). The
performance will be investigated further in chapter 8.
Resulting Algorithm
Figure 6.8 shows the resulting acting of the WFFC with its substages as described in the
previous sections. With the depths of the internal FIR filters as indicated above, the imple-
mentation of the WFFC requires 16 DSPs in total.
The aim of being sensitive to two consecutive energy deposits is achieved by the peak de-
tection algorithm based on the requirement of finding a post-peak of half amplitude in
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Figure 6.8: Example sequence of the Wiener Filter with Forward Correction (WFFC): As a
first step, a Wiener Filter is applied to the input data (black) to transform them to an in-
termediate output (red). Contributions from the correction stage are considered for the
output of the Wiener Filter as a second step. In a third step, a detection logic triggers on
an amplitude followed by a value half its height. Eventually, in the fourth and final stage,
the correction stage is driven to zero the final output (green) and not to affect consecutive
energy contributions. The filter response times (intermediate in red and final in green)
depend on the hardware implementation. Latencies derived from this picture are quali-
tative only.
the next BC: Given an energy deposit of amplitude A1 in BC 1 and an amplitude A2 in
the consecutive BC 2, the intermediate output of the Wiener filter produces a sequence of
{. . . ,0, A1,
A1
2 + A2, A22 ,0, . . . } (idealised). The detection condition (equation 6.18) is fulfilled
for both deposits A1 and A2.
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The design of the upgraded trigger readout electronics for the Liquid Argon (LAr) calorime-
ter of ATLAS requires a well-grounded simulation of the full trigger readout chain in order
to find optimal solutions for a highly efficient trigger system for the Phase-I Upgrade and
beyond.
As a main part of this thesis, ATLAS Readout Electronics Upgrade Simulation (AREUS) [10]
has been developed. It is a fast, flexible, and full-featured detector simulation framework
which is especially designed for the evaluation of the performance of all kinds of digital
signal filters. Additionally, it is capable of simulating Level-1 (L1) trigger algorithms on top
of the produced filtering results.
An outstanding feature of AREUS is its continuous simulation concept which is a significant
improvement over the current ATLAS simulation framework, ATHENA [99].
In ATHENA events are generated and (digitally) processed on an event-by-event basis. The
general digital processing is based on the time grid defined by bunch crossings (BCs), but
the processing of events is done independently of each other: For each event, 32 BCs before
and 32 BCs after this event are taken into account by ATHENA when calculating its filter
result. Intermediate filtering results are then discarded and the processing is recycled for
the next event regardless of its temporal distance.
In contrast to that AREUS simulates over a given time period on an BC-by-BC basis. The
events are thus processes as they occur in the continuous data flow and the filter algorithms
applied operate as in real time. This technically also allows it to spot unwanted filter effects
with long propagation time such as a baseline shift, swinging up or running into oscilla-
tion.
Hence, AREUS can be used to fully investigate digital filter algorithms without the need of
an actual hardware implementation, but with the proper hardware behaviour.
This chapter lays out the features and basic concepts of AREUS. In chapter 8 the simulation
results obtained with the help of AREUS for different filter algorithms in various scenarios
are given. In section 8.5 at the end of the next chapter, a conclusion summarises the per-
formance of the proposed filter solutions and gives an outlook to further studies.
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7.1 Introduction
In order to create a detector simulation framework suited for the envisaged purpose, the
following considerations have played a major role for the design of AREUS:
• Granularity: The assignment of the LAr calorimeter cells to individual Super Cells
must be taken into account properly.
• Individuality: The pulse shapes and readout phases, the thermal noise levels and the
Analog-Digital Converter (ADC) characteristics of the Super Cells need to be simu-
lated.
• Continuity: The untriggered and continuous working principle of the trigger read-
out path needs to be implemented, as more complex algorithms for energy and time
reconstruction behave differently to simple Finite Impulse Response (FIR) filters.
• Integrity: The various digital signal processing algorithms for the reconstruction of
energy and time should be included, as well as means for reading official ATLAS event
samples for the generation of signal and pileup events [100] and means for post-pro-
cessing analysis for L1 trigger object identification algorithms.
• Modularity: For an easy implementation of new ideas, easy maintenance and high
flexibility as well as reconfigurability, a modular design concept is to be applied.
All the considerations mentioned are respected in the implemented of AREUS such that it
evolved to a full-featured stand alone detector simulation tool dedicated to the study of the
full trigger and readout chain of the ATLAS LAr calorimeter.
7.2 Working Principle
The general approach of AREUS is a continuous simulation of the readout electronics on
the basis of a time grid. This grid is chosen to be compatible with the native LHC time grid
of BCs. Effectively, AREUS simulates an integer number of time steps per BC such that an
oversampling can be simulated as well. The default value is one simulation step per BC.
The overall parameter for a simulation run is the total number of (LHC) BCs that shall
be simulated. For statistically significant simulation results, a typical value is one million
(about 500 LHC cycles).
Data of all internal modules of the analogue domain (e.g. pulse shaping) are available at a
much finer time grid (500 ps). These data are sampled with configurable phases to the time
domain of AREUS for further processing.
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The design of AREUS is strictly modular exploiting a variant of the subject-observer pat-
tern [101]. This pattern is very well suited for the representation of the LAr calorimeter
readout chain: Each single stage of the chain is represented by a specific module that has
its specific parameters, settings, and task. Interconnectivity of modules is achieved by a
configuration file in XML-format setting module parameters and describing the desired
linkage. Figure 7.1 shows one possible meaningful arrangement of modules of AREUS.
LAr Cell A LAr Cell B LAr Cell C
LAr Super Cell
LAr Cell D
LAr Digitization
Event Loop
Hit Sample A
(Signal)
Hit Sample B
(Pile-up low pT)
Hit Sample C
(Pile-up high pT)
Test-Sequence 
Maker
Test 
Sequence
Hit Sample 
Maker
Merged Hit 
Sample
LAr Filter A LAr Filter B
LAr Filter 
Analysis B
LAr Filter 
Analysis A
N-Tuple A
LAr TreeMaker A LAr TreeMaker B
N-Tuple B
Performance 
Plots A
Performance 
Plots B
Figure 7.1: Possible baseline configuration for processing ATLAS Hits Samples with
AREUS: The Event Loop steers the creation of the number of BCs to be simulated and
generates the initial stimulus for the entire simulation. All subsequent modules react on
the output of their respective preceding subjects.
Subjects highlighted in blue are created just once per simulation process while subjects
highlighted in green are instantiated multiples times, e.g. there is one LAr Super Cell sub-
ject created for each Super Cell specified in the LAr Cell Map. The individual modules are
introduced in the following.
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7.3 Module Overview
In the following, the main modules of AREUS are presented in more detail.
7.3.1 Event Loop
The Event Loop stimulates the full simulation. It increases the global BC counter which
triggers a series of notifications to the subsequent modules. As a root module, it does not
observe any other module and is instantiated only once.
One parameter for this module is the total number of BCs that shall be simulated. Its default
value is zero which leads to the processing of the entire sample.
Another parameter is the bunch pattern. It defines the population of the available 3564
bunches. The predefined 25 ns bunch train structure [102] populating 2808 bunches as
shown in figure 7.2 is available but by default, all bunches are populated.
LHCnm}[RING5 =nDD+9pj µs
o[batch j[batch
PS =n}0}} SPS
SPSn= “0p“ LHC
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Figure 7.2: The 25 ns filling scheme of the LHC ring is shown. As can be seen, 39 batches of
72 bunches (72b) compose the filling scheme. Between the filled bunches there are gaps
(empty bunches) of different length (8e, 30e, 31e, 80e). This makes a total of 2808 bunches
per LHC ring [102].
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7.3.2 LAr Test Cell
The LAr Test Cell module reads BC sequences for a single cell from disk and provides its
content to the subsequent modules observing the LAr Test Cell.
This module is very effective for studying the behaviour of filter algorithms in detail with BC
sequences created from ATLAS Hits files with the Test Sequence Maker. As a root module, it
does not observe any other module and is instantiated only once.
The parameters of the LAr Test Cell allow the definition of the cell position in η,φ and the
calorimeter layer for later reference.
7.3.3 Hit Sample
The purpose of the Hit Sample module is to read Hits Samples strictly sequentially and
to create LAr Hit objects which can be further processed by subsequent modules. Mixing
different samples, like signal and pileup, is achieved by instanciating multiple Hit Sample
subjects. Consecutive observers then have to be connected to all of them.
7.3.4 LAr Cell Map
The LAr Cell Map realises the spatial simulation of the LAr calorimeter cells. The module
observes subjects providing LAr Hit objects (e.g. a Hit Sample) and directs them to the
according LAr calorimeter cell where they are summed up to a LAr Cell Hit object for the
current BC. Thus, only one LAr Cell Map observer is created but multiple instances of the
LAr calorimeter cell subjects.
7.3.5 LAr Super Cell
As the name suggests, the LAr Super Cell module combines multiple LAr calorimeter cells
to LAr calorimeter Super Cell by summing up the corresponding LAr Cell Hit objects. The
mapping of the Electromagnetic Barrel (EMB), Electromagnetic End Cap (EMEC), and the
Hadronic End Cap (HEC) is currently implemented. Consequently, one instance of a LAr
Super Cell observes all liquid argon cells which are assigned to it according to the specified
mapping.
When simulating a larger detector region, more than one LAr Super Cell instance is cre-
ated.
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7.3.6 LAr Digitization
The LAr Digitization is an essential module responsible for propagating the LAr Cell Hits
from the analogue domain into the digital domain.
Its role comprises the four fundamental steps of digitisation which are done in the front-
end trigger readout electronics:
1. Shaping of the cell hits according to the appropriate pulse shape:
Shaping information is selected in dependence of the hit energy and its type (see
parameter pulse_shape_type). The hit timing is also considered which results in a
fluctuating phase. Additional smearing of the final shape can occur due to the fact
that the summing of the hits of one BC is done after folding the individual hits with
the pulse shape. The basis for the time grid of the shaping in AREUS is 500 ps.
2. Sampling of the final shape:
The number of sampling points per BC is configurable. Its default value is one. Dur-
ing sampling, in addition to the fluctuating phase, a configurable fixed phase can be
taken into account.
3. Adding of thermal noise:
The level of thermal noise is gained from the measured offline noise of the individual
LAr calorimeter cells associated with the Super Cell. Figure 7.3 illustrates the noise
levels for the different calorimeter components. Correlation of thermal noise is not
considered.
4. Digitization:
Finally, the resulting wave form is sampled under the application of configurable
ADC properties. The output precision of the ADC is determined by the specified bit
width of the ADC.
One LAr Digitization observer is created per LAr calorimeter cell or per LAr Super Cell sub-
ject respectively. Many parameters determine the behaviour of the LAr Digitization mod-
ule. The most relevant ones are:
• cell_noise and noise_scale: Responsible for the noise level and its data source.
• pulse_shape_type: The model of the applied pulse shapes. The shape can be gained
from a database with predefined shapes for different detector regions, from SPICE
simulations [103] of the front end electronics, or from manual configuration of pulse
shape parameters.
• shape_phase_mean: The mean pulse shape phase shift as a static phase.
• adc_bit_width, adc_lsb, digits_precision, samples_per_bc: Configuration of the digi-
tising ADC, the internal precision, and the sampling rate.
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Figure 7.3: The η-dependent noise levels for the different components of the LAr
calorimeter are shown. On the left, the noise of the individual cells is shown for the differ-
ent layers of the electromagnetic calorimeter. On the right, the noise levels for the Super
Cells in the barrel region of the calorimeter are shown. Data gained for the Super Cells is
based on the cell granularity presented in table 4.2.
7.3.7 LAr Filter
The focus of this work lies in the design and development of the LAr Filter module. It is the
central module of AREUS developed to embed various filter algorithms. In this perspec-
tive, all the other modules of AREUS mentioned before and below create the supporting
framework of the LAr Filter.
A key feature of the LAr Filter is the proper implementation of the processing precision
available in hardware. This allows AREUS to properly simulate the behaviour of digital filter
algorithms without the need of an actual hardware implementation. Hence, the internal
arithmetics of the LAr Filter are not based on floating point numbers, but on fixed point
integer numbers as a binary representation of actual hardware available in the target Field
Programmable Gate Array (FPGA) devices.
Explicitly, Digits are introduced as fixed point numbers with configurable precision. Here,
a precision of zero represents working on the least significant bit provided by the LAr Digi-
tization, whereas a precision of e.g. 3 means to increase the internal resolution from 20 = 1
to 2−3 = 0.125. Consecutive filter modules may use higher precision as well, but will de- or
increase precision according to their internal setting.
The LAr Filter subject incorporates the dedicated filter algorithms for energy and time re-
construction. In dependence of the acting of the algorithm, a filter specific latency with
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respect to the cell hit is generated. This latency is re-aligned to the corresponding hit in the
AREUS framework in order to run dedicated analyses on the filter performance.
There is one LAr Filter observer created per LAr Digitization. LAr Filters can be chained
up.
The basic parameters for all filters are internal precision and the precision provided to the
consecutive observer. Further parameters are filter-specific.
A variety of different filter algorithms has been implemented in AREUS (compare to sec-
tion 6.3):
• Maximum Finder;
• Optimal Filter (OF);
• Optimal Filter with timing cut (OFτ);
• Optimal Filter with χ2 cut (OFχ2 );
• Optimal Filter with simplified |χ| cut (OF|χ|);
• Derivative Filter;
• Wiener Filter (WF);
• Wiener Filter with Forward Correction (WFFC).
Of course, the modular design of AREUS permits adding other filter algorithms easily.
As a chain-up with the Maximum Finder, the following filter algorithms are additionally
discussed in the following chapter:
• Optimal Filter with maximum finder (OFMax);
• Derivative Filter with maximum finder (Der);
• Wiener Filter with maximum finder (WFMax);
Most filter algorithms implemented require the calculation of internal parameters like filter
coefficients. The design of AREUS foresees a calculation of these parameters in real-time:
During the first BCs iterated by the Event Loop the input data of the filters is used for auto-
calibration. Up to this time, the filters do not produce any output. Only after calibration
(or so-called training), the subsequent modules are stimulated and actual output data (for
an evaluation of the filter performance) is produced.
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7.3.8 LAr Digitization Monitor
By the use of the LAr Digitization Monitor module, either the digitisation or an arbitrary
digital algorithm can be monitored. As it does not produce any further output in the AREUS
framework, it cannot be subject for any further AREUS module.
The purpose of the LAr Digitization Monitor is to track the input and the output of a subject
on a BC-by-BC basis. Also various intermediate processing information is available. It thus
allows to spot possible mis-behaviour in detail.
A major parameter is the sequence length that shall be logged by the LAr Digitization Mo-
nitor.
7.3.9 LAr Filter Analysis
The LAr Filter Analysis is a tool for the evaluation of the performance of the filter algorithms
studied. It provides multiple histograms concerning the relevant performance parameters
like signal detection efficiency and energy reconstruction resolution (see section 6.2.2) and
also incorporates the Lar Digitization Monitor for in-depth analyses.
It does not produce any further output in the AREUS framework and hence cannot be sub-
ject for any further AREUS module. The LAr Filter Analysis is one source for the different
analyses presented in the following chapter.
7.3.10 NTuple Maker
Another output module of AREUS is the NTuple Maker. Its purpose is to write the results of
AREUS to files in N-tuple format that can be further processed for specific analyses.
The produced N-tuple files do not only contain the input and output values of the filters
that have been active in a simulation run, but also many parameters of the LAr Digitization
module, specific information of the detector cell position, and others.
The NTuple Maker is hence another important source for the studies that have been carried
out on filter algorithms in this work.
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In the following sections the results on the analyses of different filter algorithms that have
been studied with version 2.0.10 of the detector simulation framework AREUS are pre-
sented. Before coming to the results, it is briefly reminded of the motivation why to in-
vestigate filter algorithms and their performance and a qualitative example is given.
8.1 Energy Reconstruction for Trigger Algorithms
A good performance of energy reconstruction algorithms is ground-laying for further physics
analyses. Basically all algorithms used in the L1 trigger are based on different variables tak-
ing into account the spatial distribution of energy deposition in η and φ on a BC-by-BC
basis.
Exemplarily, two variables shall be introduced here:
• The variable Rη evaluates the shower shape (the energy spread) in a region centred
on a Super Cell with the highest energy deposition in a single given layer (here, the
Middle layer (2)): Rη is defined as the sum of transverse energies measured in the
3× 2 group of Super Cells divided by the sum of transverse energies measured in a
7×2 group around the highest-energy Super Cell according to
Rη =
E (2)T,∆η×∆φ=0.075×0.2
E (2)T,∆η×∆φ=0.175×0.2
. (8.1)
Typically, for electrons, energy deposition is very collimated and Rη is close to one
whilst for smeared objects like jets, Rη tends to be lower.
• The variable f3 evaluates the ratio of the transverse energy measured in the back EM
layer (3) to that deposited in all three layers for an EM cluster. In the front (1) and
middle (2) EM layers, an area∆η×∆φ= 0.075×0.2 is compared to the area of the size
∆η×∆φ= 0.2×0.2 in the back (3):
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f3 =
E (3)T,∆η×∆φ=0.2×0.2
E (1)T,∆η×∆φ=0.075×0.2+E (2)T,∆η×∆φ=0.075×0.2+E (3)T,∆η×∆φ=0.2×0.2
. (8.2)
For illustration of the separation power of these variables, simulations of Rη and f3 are
shown in figure 8.1 for electrons from Z → e+e− events and background jets.
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Figure 8.1: The L1 trigger variables Rη (left) and f3 (right) for electrons from Z → e+e−
events and background jets. Both variables give well distinguishable distributions for sig-
nal and background. Figures as presented in [8].
The analysis of such variables has not been part of this thesis. Instead, the necessity of
reconstructing energy depositions as good as possible in all detector regions and energy
ranges is demonstrated. Over- or underestimation of especially low energy depositions
may have large impact on such variables. In addition, also the effects of digitisation and
the resolution of different channels (least significant bit) are of importance.
The result of a simulation over a larger detector area of (−0.3 ≤ η ≤ 0.3)× (−0.3 ≤ φ ≤ 0.3)
before and after filtering are shown in figure 8.2 in order to get a general idea of the effects
of filtering in a digital domain. For this simulation, an electron sample has been used.
The reconstructed energy distribution shows nice accordance with the truly deposited en-
ergies. Nevertheless, the contributions are not identical and deviations in the lowest energy
range are visible, especially in the Back layer. In the following, the different filter algorithms
considered in this thesis are studied in different scenarios and their performance is com-
pared in the view of a most precise energy reconstruction. Future studies will determine
the impact of the energy reconstruction performance to shower shape variables like Rη
and f3.
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(h) Back layer, reconstructed
Figure 8.2: A qualitative example of energy deposition (left) and reconstruction (right) in
a detector region (−0.3≤ η≤ 0.3)×(−0.3≤φ≤ 0.3) is shown for the OFMax. In the Presam-
pler, Front, and in the Middle layer a good accordance of deposited and reconstructed
energy is seen. No good accordance is observed in the Back layer: Here, only a small frac-
tion of energy (less than 0.3 GeV) is deposited and the impact of noise becomes dominant.
The main energy deposition comes from an initial electron with E DepoT = 46.8GeV.
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8.2 Deﬁnition of Data Sets for Simulations
In the beginning, with the help of AREUS, a set of test sequences is generated to study the
general performance of filter algorithms. These sequences consist of three contributions:
Signal, pileup, and (electronic) noise.
The noise component for the simulated Super Cell (see figure 7.3(b)) is added by the digiti-
sation module of AREUS based on a database containing the noise levels measured for the
individual LAr calorimeter cells. The calculated noise levels of the Super Cells are based on
the cell granularity presented in table 4.2.
For all simulations, the pileup contributions are taken from ATLAS-Hits files. The physical
events of these files were generated with Pythia8 [104] and with the help of GEANT4 [96,97]
the propagation in the detector was simulated. Pileup spectra for different parameters such
as calorimeter layer, cell position (η and φ), and pileup conditions (〈µ〉) can be generated
and are used in the respective scenarios to grant a most realistic pileup simulation.
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Figure 8.3: Distribution of transverse momentum of the leading and sub-leading elec-
trons from the decay of W bosons originating from the decay of Higgs bosons at generator
level. Simulation has been done for
p
s = 14TeV and a mass of the Higgs boson of 125 GeV.
For the signal component in the test scenarios, an artificially uniformly distributed spec-
trum between 0 and 100 GeV is generated. Effectively, this permits the study of filter pa-
rameters with same statistics over a well defined energy range. Of course, this artificially
generated signal spectrum differs from the expected physical ones which depend on pro-
cesses of interest. As an example, figure 8.3 shows the expected spectrum for the Higgs
boson decay into two W bosons which obviously varies from a uniform distribution.
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8.3 Filter Performance with and without Signal
Overlap
For testing the performance of filters in several conditions, a defined set of scenarios has
been created with AREUS varying different parameters.
The first parameter is the mean number of pileup interactions per BC, 〈µ〉. It is chosen
〈µ〉 = 80 here to simulation expected Phase-I conditions. Some of the studies done here
are repeated for 〈µ〉 = 200 to estimate for Phase-II conditions as well, but are presented in
the Appendix. Figure 8.4 shows the resulting pileup spectra the filters have to deal with in
the following scenarios, gained from GEANT4 simulations. In this figure the current pileup
conditions (〈µ〉 = 25) are added for reference.
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Figure 8.4: Pileup spectra of one cell for 〈µ〉 = {25,80,200} in the Middle layer.
In the input data stream of a continuous simulation as done with AREUS, these pileup
events build the in-time pileup and out-of-time pileup in dependence of the BC currently
being simulated: For example, the energy sum of pileup events deposited in BC 40 are in-
time-pileup when the simulation processes BC number 40, but become out-of-time pileup
when processing the subsequent BCs 41, 42, etc. As in-time-pileup cannot be told apart
from the actual signal, the sum of these two contributions is considered as deposited en-
ergy E DepoT (of BC 40).
Five different scenarios of signal distribution are considered: The first four scenarios inject
a signal randomly at a well defined mean signal rate 〈Rs〉. The fifth scenario injects a signal
at a constant signal rate Rs . The mean signal rates of 〈Rs〉 = 0.01 (one signal in 100 BCs),
〈Rs〉 = 0.02, 〈Rs〉 = 0.05 and 〈Rs〉 = 0.1 (one signal in 10 BCs) are chosen for the first four
scenarios, so an overlap of the signals due to their lasting pulse shape is very probable.
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This overlap can be understood as additional out-of-time pileup. The signal rate of the
fifths scenario is chosen to be Rs = 0.02 which excludes a signal to signal overlap. This
scenario will probe effects from pileup and noise only.
To achieve balanced statistics, the length of all these scenarios is 10 million BCs and the
generated signal spectrum is uniformly distributed from 0 to 100 GeV. In terms of the se-
lection of the signal pulse shape, a cell in the Middle layer with η = 0 and φ = 0 is simu-
lated for this scenario. The so selected cell covers the η and φ range of 0 ≤ η < 0.025 and
0≤φ< 0.025. The digitisation stage uses a least significant bit of 125 MeV.
8.3.1 Scenario without Signal Overlap
As a baseline, the performance of filters in the scenario of a constant signal rate Rs = 0.02 is
tested. Hence, one high energetic signal entry is added each 50 BCs and no overlap of these
signals due to the pulse shape is possible.
The resulting correlation of deposited energy (E DepoT ) and reconstructed energy (E
Reco
T ) is
shown in figure 8.5 for the algorithms based on the OF and WF. All these filters show a very
good accordance of deposited and reconstructed energy.
Nevertheless, two effects of mis-reconstruction occur: Small energies E DepoT < 7GeV are
partially reconstructed too low (E DepoT < E RecoT ) by the OFMax. The OFχ2 shows the opposite
tendency. Small energies E DepoT < 4GeV are partially mis-reconstructed too high (up to
E RecoT = 11GeV).
A better quantification of these effects is possible when evaluating the relative energy differ-
ence ∆rel, as introduced in section 6.2.2. Figure 8.6 shows ∆rel for the algorithms based on
the OF and WF. The energy correlation and the distribution of ∆rel for the Derivative Filter
are illustrated in figure 8.7. As can be seen, the performance of all filters is very similar and
the relative energy difference ∆rel is very concentrated around the x-axis for E
Depo
T > 5GeV.
For smaller E DepoT , the distribution of ∆rel widens up.
In extreme cases, signals are not reconstructed at all and thus occur at ∆rel =−1. Addition-
ally, the relative energy difference ∆rel is limited to 1 for the other extreme, an overestima-
tion of reconstructed signals by more than 100 %. Table 8.1 summarises these effects for
the filters in this scenario.
To further compare the performance of the filters, the percentage of energies being recon-
structed within a |∆rel| < 5% = δ tolerance band can be evaluated. The percentages for
the two energy ranges 1GeV≤ E DepoT ≤ 100GeV (excluding the lowest energy bin E
Depo
T = 0
where no energy is deposited) and 5GeV ≤ E DepoT ≤ 100GeV are given in table 8.2 for all
filter algorithms in the scenario of no signal overlap.
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Figure 8.5: Energy correlation of algorithms based on the OF and the WF in the scenario
without signal overlap for 〈µ〉 = 80 and Rs = 0.02. All filters show a strong correlation
(E DepoT ≈ E RecoT ) over the full energy range.
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Figure 8.6: Relative energy difference of algorithms based on the OF and the WF in the
scenario without signal overlap (〈µ〉 = 80 and Rs = 0.02): Only very insignificant deviations
are noticeable.
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Figure 8.7: Energy correlation (a) and relative energy difference (b) for the Derivative Fil-
ter with Maximum Finder in the scenario without signal overlap at 〈µ〉 = 80 and Rs = 0.02.
Table 8.1: Percentage of energies not being reconstructed at all (∆rel = −1) or being over-
estimated by more than 100 % (∆rel = 1) for non-zero energies (E DepoT ≥ 1GeV) by the filter
algorithms (〈µ〉 = 80 and Rs = 0.02).
OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
∆rel =−1 1.9 % 2.2 % 1.9 % 2.5 % 1.3 % 0.8 % 1.0 %±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 %
∆rel = 1 0.0 % 0.0 % 0.0 % 0.1 % 0.0 % 0.0 % 0.0 %±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 %
Table 8.2: Percentage of energies being reconstructed within a |∆rel| < 5% tolerance band
by the filter algorithms (〈µ〉 = 80 and Rs = 0.02).
energy range OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
1GeV≤ E DepoT
95.6 % 95.5 % 95.8 % 94.6 % 94.4 % 95.6 % 93.4 %
±0.4 % ±0.4 % ±0.4 % ±0.4 % ±0.4 % ±0.4 % ±0.4 %
5GeV≤ E DepoT
99.9 % 99.9 % 99.9 % 99.8 % 99.6 % 99.9 % 99.0 %
±0.5 % ±0.5 % ±0.5 % ±0.5 % ±0.5 % ±0.5 % ±0.5 %
In the second case, E DepoT ≥ 5GeV, all filters reconstruct more than 99 % within the 5 %
tolerance band. In the first case, E DepoT ≥ 1GeV, the performance is above 95 % for 4 out of 7
filters. It is very surprising that the Derivative Filter as a very simplistic filter is compatible
in performance in this scenario.
Figure 8.8 quantifies the width of the relative energy difference which can be interpreted as
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a resolution. This plot underlines the overall good performance of all algorithms based on
the OF: For energies E DepoT > 20GeV, the resolution is below the 1 %-level. All other filters
show a slightly worse resolution. The lower boundary for the resolution is imposed by the
least significant bit applied in the calculation (here: 125 MeV) and electronic noise. The
electronic noise is in the order of 40 MeV and hence does not influence more than one least
significant bit. As a consequence, the resolutions is limited at 2×125MeV/E DepoT .
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(b) WFMax, WFFC and Derivative filter
Figure 8.8: The resolution in the scenario without signal overlap (〈µ〉 = 80 and Rs = 0.02)
is compatible for all variants of the OF (a). For the other filters (b), there is a graduation:
The WFMax performs slightly better than the simplistic approach of the Derivative Filter;
another perfromance gain is observed for the approach of the Forward Correction. All
these plots take into account energies that have been reconstructed with a value different
from zero.
Additional performance measures for the reconstruction power of the filter algorithms are
the signal detection and fake efficiency, as introduced in section 6.2.2. Figure 8.9 and fig-
ure 8.10 show these performance measures for the different algorithms. Dashed lines are
added to indicate the 90 % and 95 % levels in the signal detection efficiency and the 5 % and
10 % levels in the fake efficiency, respectively. It is reminded, that the tolerance band δ is
also taken into account here (δ = 5 %).
As can be seen, only in the low energy range E DepoT < 10GeV the two efficiencies strongly
deviate from their ideal value of 1 and 0, respectively. One exception here is the Derivative
Filter which reaches ideal performance only for E DepoT > 16GeV. When comparing these
efficiencies to the pileup spectrum (figure 8.4), a strong correlation is observed: The 90 %
and 10 % levels are reached for 4GeV< E DepoT < 10GeV, depending on the filter algorithm.
This is also the range where the pileup sprectrum practically vanishes.
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Figure 8.9: Efficiencies of algorithms based on the OF in scenario without signal overlap
(〈µ〉 = 80 and Rs = 0.02) with a tolerance level δ = 5 %: For both efficiencies, the best per-
formance is reached from 10 GeV on for all variations of the OF. Only the variation with χ2
cut shows a slightly worse performance.
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Figure 8.10: Efficiencies of the WFMax, WFFC and Derivative Filter in the scenario without
signal overlap (Rs = 0.02) for 〈µ〉 = 80 and with a tolerance level δ = 5 %: For both efficien-
cies, the best performance is reached from 16 GeV on for all filters. Surprisingly, the very
simplistic approach of the Derivative Filter does not lag much behind the performance of
the Wiener Filter based algorithms.
99
8 Simulation of the Future Readout and Expected Performance
8.3.2 Scenario with Signal Overlap
Clear differences in the performance of the filters are observable when allowing signal over-
lap. In the following, the same scenario as in section 8.3.1 is used, except that signal contri-
butions are randomised and have a mean signal rate of 〈Rs〉 = 0.02 such that the overlap of
signal contributions becomes probable.
The probability of an overlap of a signal event with a pileup event with more than 5GeV is
in the order of 1×10−5 (for a cell in the Middle layer, refer to figure 8.4), so very low. Nev-
ertheless, it is seeked for an in-depth understanding of the filter behaviour also for these
cases and shall thus be discussed here and in the following.
An overlap of signals is an additional source for out-of-time pileup and leads to the typical
reconstruction problems:
• The superposition of two nearby energy depositions can result in a single peak of
greater amplitude being reconstructed. Hence, eventually only one of these depo-
sitions is reconstructed, the other is lost. For the remaining, recognised peak, the
overestimation is limited to the sum of its amplitude and the maximum energy in the
scenario (here, Emax = 100GeV).
• The superposition of two energy depositions with the second occurring during the
trailing pulse shape of the first, a systematic underestimation of energy deposits takes
place. As a consequence, the maximum underestimation of an energy is mainly de-
termined by the negative lobe lneg of the filter response to the maximum energy in
the scenario. This generates a rough lower boundary of lneg×Emax/E DepoT .
Figure 8.11 shows the correlation of E DepoT and E
Reco
T for this scenario for the algorithms
based on the OF and WF. For the filters based on the OF, partially strong deviations from
the ideal correlation E DepoT = E RecoT are observed. The correlation of the OFMax shows the
expected lower limitation with lneg ≈ 20% as do the correlations of the WFMax and WFFC
with lneg ≈ 10%, respectively.
With the help of the relative energy difference ∆rel shown in figure 8.12 these deviations
can be quantified better. The respective behaviour of the Derivative Filter is shown in fig-
ure 8.13.
In table 8.3 the fractions of cases with ∆rel = ±1 are listed. Table 8.4 indicates the per-
centages of energies being reconstructed within the |∆rel| < 5% = δ tolerance band. The
strictness of the different BCID features of the filters based on the OF has direct impact on
the reconstruction power of these algorithms and especially the number of energy deposits
not being reconstructed at all (∆rel =−1):
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Figure 8.11: Energy correlation of algorithms based on the OF and the WF in a scenario
with signal overlap for 〈µ〉 = 80 and 〈Rs〉 = 0.02. The reconstruction power of the different
filters is very different.
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Figure 8.12: Relative energy difference ∆rel of algorithms based on the OF and WF in a
scenario with signal overlap for 〈µ〉 = 80 at signal rate 〈Rs〉 = 0.02. For the algorithms based
on the OF, a large spread over the full range of ∆rel, especially into the positive direction
is observed. In dependence of the BCID feature applied, this spread can be restricted.
The most effective limitation of energy underestimation is achieved by the simplified χ
criterion. The WFMax and WFFC show a very limited spread of ∆rel.
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• OFMax: The maximum condition as a loose criterion allows a very large range of en-
ergy mis-reconstruction to the positive and negative side. Not reconstructing an en-
ergy deposition at all is most probable for two nearby peaks superposing to a single
one. The probability of that to happen can be estimated from the mean signal rate
(〈Rs〉 = 0.02) multiplied with the number of positive samples in the filter output of the
OF superposing to the single peak (3 to 4). This estimation predicts a fraction of≈ 7%
of unreconstructed energy depositions which nicely is reproduced in the simulation
of this scenario.
• OFτ: The condition of reconstructing the timing of this energy deposition within a
given range (here, it is |τ| < 0.3 BC) is more restrictive than a simple maximum. There-
fore, the fraction of energies not being reconstructed at all is higher.
• OFχ2 : This condition requires the pulse shape to nicely fit the expected one and ad-
ditionally to reach a minimum of χ2. This is the strictest of applied conditions and
hence results in the highest fraction of energies not being reconstructed.
• OF|χ|: Requiring a given number (here, 3) of sampling points to match the pulse
shape in a 50 % window is much less restrictive than the χ2 criterion. As can be seen
from table 8.3, the fraction of unreconstructed signals is comparable to the approach
of finding a maximum.
Due to the generally different approach of the WF of only trying to produce one distinct
positive output, signal overestimation is nearly removed completely.
Very good results in terms of not loosing energy depositions are produced by the other
filters, namely the Derivative Filter, the WFMax and WFFC. For the two first-mentioned, less
than 5 % of energy deposits are not reconstructed, for the WFFC even only less than 2 % are
lost.
Figure 8.15 shows the signal and fake efficiencies for the filters when requiring the de-
posited energy to be reconstructed within the δ= 5% tolerance band.
The numbers already given in table 8.4 are also manifested in the efficiencies: Out of the
filters based on the OF, only the OF|χ| with its forward correction is able to reach a signal
detection efficiency above 80 %. The others are at a 70 %-level. The tendency to fake an
energy deposit strongly depends on the implemented BCID feature and decreases with its
restrictiveness. The exception here is the OF|χ| which reaches the 5 %-level while the others
stay above 10 %. This is again due to its active forward correction.
For the other filters, results are distinct. The WFMax is only slightly better than the OFMax
(also in the range of 70 % for the signal detection efficiency). The WFFC is nearly unaffected
by the signal overlap and retains its good performance: The 90 %-level is reached at E DepoT =
6GeV and the 95 %-level is established for E DepoT > 20GeV. The Derivative Filter is about
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10 % better than the WFMax for E
Depo
T > 10GeV, but does not reach the performance of the
WFFC.
Conclusively, the BCID feature leads to a suppression of under- or overestimated energies.
Nevertheless, the aim is not to suppress these energies, but to properly reconstruct them
as close as possible to their true amplitude as well. As was shown for this scenario, this can
only be achieved successfully by an active forward correction: In the event of a detected
energy, the pulse shape of this deposition is considered for future energy reconstructions
and an offset originating from a lasting pulse shape can be equalized. For both cases, the
OF and the WF, a performance boost of 17 % and 15 % is observed by such an approach.
The resolution of the filters is shown in figure 8.14 which again underlines the performance
boost given by the forward correction: The 10 % level is reached at E DepoT > 40GeV by the
WFMax and at E
Depo
T > 16GeV by the WFFC in this scenario. Only the OF|χ| out of the filter
algorithms based on the OF reaches a resolution of 10 % due to its forward correction.
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Figure 8.13: Energy correlation (a) and relative energy difference (b) for the Derivative Fil-
ter with Maximum Finder in a scenario with signal overlap at 〈µ〉 = 80 and 〈Rs〉 = 0.02.
Table 8.3: Percentage of energies not being reconstructed at all (∆rel = −1) or being over-
estimated by more than 100 % (∆rel = 1) for non-zero energies (E DepoT ≥ 1GeV) by the filter
algorithms (〈µ〉 = 80 and 〈Rs〉 = 0.02).
OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
∆rel =−1 6.7 % 13.5 % 9.5 % 19.9 % 3.6 % 1.7 % 3.4 %±0.1 % ±0.1 % ±0.1 % ±0.1 % ±0.1 % ±0.0 % ±0.1 %
∆rel = 1 0.1 % 0.0 % 0.0 % 0.4 % 0.0 % 0.0 % 0.0 %±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 %
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Figure 8.14: The resolution in the scenario with signal overlap (〈µ〉 = 80, 〈Rs〉 = 0.02): Out
of the OF variants, only the OF|χ| with its forward correction reaches a resolution of 10 %.
An improvement with higher E DepoT is observed for the WFMax and the WFFC only.
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Table 8.4: Percentage of energies being reconstructed within a |∆rel| < 5% tolerance band
by the filter algorithms (〈µ〉 = 80 and 〈Rs〉 = 0.02).
energy range OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
1GeV≤ E DepoT
67.5 % 67.3 % 84.0 % 66.5 % 77.1 % 92.2 % 83.1 %
±0.3 % ±0.3 % ±0.4 % ±0.3 % ±0.4 % ±0.4 % ±0.4 %
5GeV≤ E DepoT
70.4 % 70.2 % 87.8 % 70.1 % 81.6 % 96.6 % 88.2 %
±0.4 % ±0.4 % ±0.4 % ±0.4 % ±0.4 % ±0.5 % ±0.4 %
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Figure 8.15: Signal detection and fake efficiency for all probed filters for 〈µ〉 = 80, 〈Rs〉 =
0.02 and a tolerance level δ = 5 %: Only the OF|χ| with forward correction is able to main-
tain efficiencies above 80 % (below 10 %).
In contrast to OF-based algorithms, a generally stronger tendency to perform better for
higher energies exists for the other filters. A significant performance improvement is ob-
served for the WFFC.
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8.3.3 Scenario with Signal Overlap at Discrete Distance
In the previous section, the distribution of signal energy depositions was simulated with
random distance (in BCs) at a mean signal rate Rs = 0.02. As was shown, this overlap as an
additional out-of-time pileup has a negative impact on the the reconstruction performance
of the different filters.
In this section, the effect of an overlap of two subsequent energy depositions is laid out
systematically. For this purpose, a first energy deposit of E DepoT = 60GeV is injected each
50 BCs. A second energy deposit of 0 < E DepoT ≤ 50GeV (uniformly distributed) is injected
with a fixed distance of∆BC to the first one. The length of this scenario is 5 million BCs and
again, a cell in the Middle layer at φ= 0,η= 0 is simulated. In addition to the signal contri-
butions in this scenario, also noise and pileup are added as in the previous two ones.
In figures 8.16 to 8.22 the signal detection and fake efficiencies are shown for the filters in
this scenario for the tolerance levels δ = {5%,20%,80%}. For all filters, the effect of signal
overlap vanishes for distances ∆BC≥ 23. This corresponds to the length of the initial pulse
shape and hence is the minimal distance where two subsequent energy depositions are well
separated. For 17<∆BC< 23, the trailing undershoot of the first E DepoT = 60GeV deposition
superposes with the rising edge of the second energy deposition. In this range of ∆BC, the
OFMax, OFτ, and OFχ2 show the same contour in the efficiencies.
Especially forδ= 20%, the contour over∆BC in the signal detection efficiency can be recog-
nised as the absolute values of the resulting pulse shape of the corresponding filter (com-
pare to section 6.3). In the cases of the OF|χ| and the WFFC, the forward correction can
successfully counteract the effect of signal overlap and does not show this contour.
The recognition of two directly subsequent energy depositions (∆BC = 1) is only achieved
by the WFFC at δ = 5%. At higher values (δ = 80%), also the OFMax, OFχ2 , WFMax, and
the Derivative Filter show a signal detection efficiency above 90 % for E DepoT above a cer-
tain threshold in this case , but this is due to a mis-interpretation: All these filters require
a maximum (or a minimum in the case of the OFχ2 ) and hence, either the first deposition
E DepoT = 60GeV or the second is not reconstructed. If there is an undershoot in the fil-
ter response one BC before the actual deposition, then the first deposition is suppressed
in dependence on the amplitude of the second energy deposition. Hence, eventually the
maximum occurs at the second energy deposit and it is reconstructed.
The fake efficiencies (δ = 5%) of the OFτ and OFχ2 show a discontinuous behaviour for
3 ≤ ∆BC ≤ 19: Due to the BCID feature required in these filters, the energy depositions
in this area are not reconstructed at all (E RecoT = 0) whereas at the edges of this band, en-
ergy depositions are reconstructed but with a relative deviation greater than allowed by δ.
Hence, these mis-reconstructed depositions vanish for increasing δ and the fake efficien-
cies improve.
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Figure 8.16: Signal detection and fake efficiency for the OFMax in a scenario with discrete
distance∆BC (〈µ〉 = 80) for different tolerance levels δ: The OFMax is unable to reconstruct
two directly consecutive energy depositions with the requirement δ< 20%.
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Figure 8.17: Signal detection and fake efficiency for the OFτ in a scenario with discrete
distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: The OFτ is unable to reconstruct
consecutive energy deposits with ∆BC= {1,2}.
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Figure 8.18: Signal detection and fake efficiency for the OFχ2 in a scenario with discrete
distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: The OFχ2 does not reconstruct
energies for 4≤∆BC≤ 15.
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Figure 8.19: Signal detection and fake efficiency for the OF|χ| in a scenario with discrete
distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: The OF|χ| is unable to reconstruct
directly consecutive energy deposits.
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Figure 8.20: Signal detection and fake efficiency for the WFMax in a scenario with discrete
distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: For ∆BC≥ 18 the WFMax properly
reconstructs energy depositions.
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Figure 8.21: Signal detection and fake efficiency for the WFFC in a scenario with discrete
distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: Only for ∆BC= {5,6}, the efficien-
cies of the WFFC are below 80 % for E DepoT < {42GeV,20GeV}.
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Figure 8.22: Signal detection and fake efficiency for the Derivative Filter in a scenario with
discrete distance ∆BC (〈µ〉 = 80) for different tolerance levels δ: The Derivative Filter
shows a good performance for 8≤∆BC≤ 15 and ∆BC≥ 18. In comparison with the pulse
shape, these are ranges with constant contributions.
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8.3.4 Scenario with large Signal Overlap
A brief overview of the filter behaviour is given here for the scenario of a signal rate of 〈Rs〉 =
0.05 with randomised occurrence in the following. The scenarios with randomised signal
rate 〈Rs〉 = 0.01 and 〈Rs〉 = 0.1 are presented in the appendix (section C.1 and section C.2)
as they underline the behaviour found so far but do not reveal new knowledge.
The energy correlation and the distribution of the relative energy difference are shown in
figures 8.23 to 8.25 for the different filters. As expected, all filters suffer from additional
signal overlap.
This general effect is observable in the resolution of the filters (figure 8.26) as well as in the
efficiencies (figure 8.27).
The algorithms based on the OF, especially the OFMax and the OFτ show a peculiar depen-
dence on E DepoT in their fake efficiency: In the range 0 < E
Depo
T < 4GeV, the fake efficiency
decreases as expected according to the pileup spectrum (figure 8.4). The OFMax and OFτ
then invert their respective slope. Such an effect is already seen for 〈Rs〉 = 0.02 in figure 8.15.
The explanation for such a behaviour is the respective BCID feature applied in combination
with signal overlap: As can be seen from figure 8.24, the OFMax keeps its broad distribution
over the full range of ∆rel, especially in the negative range. The OFMax reconstructs an en-
ergy with a relative difference greater 5 % rather than not reconstructing it at all as does the
OFτ by its more stringent BCID criterion.
Table 8.5 and 8.6 list the fractions of cases with ∆rel = ±1 and the percentages of energies
being reconstructed within the |∆rel| < 5% = δ tolerance band for the scenario of 〈Rs〉 =
0.05.
Although the resolution for the energy reconstruction suffers from the harsh conditions,
the signal detection and fake efficiencies for the WFFC remain comparably stable. In com-
parison to the WFMax, the performance gain due to the forward correction in the WFFC is
remarkably high with almost 30 %. An improvement of 25 % by the forward correction in
the OF|χ| in the cases of the algorithms based on the OF is also observed in this scenario.
Based on this conclusion for these scenarios in the higher energy range, the study of the
OFMax, WFMax and the WFFC is intensified for very low rates of higher energy depositions
in the next sections.
The well performing OF|χ| is not considered as the implementation in hardware of its for-
ward correction is unrealistic. The Derivative Filter is omitted for its insufficient resolu-
tion. For the reason that the algorithms based on the OF perform very similar in the case of
Rs = 0.02 (compare table 8.2), only the variant OFMax is considered.
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Figure 8.23: The energy correlation for different filters is shown for 〈µ〉 = 80 and 〈Rs〉 =
0.05: The effect of signal overlap strongly deteriorates the performance of algorithms
based on the OF in this scenario. Also, first degradation effects of the WFMax and WFFC
are seen.
116
8.3 Filter Performance with and without Signal Overlap
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, OF + Max
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
τEMMiddle, OF-
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
|χEMMiddle, OF-|
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
2χEMMiddle, OF-
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WF + Max
1
10
210
310
410
510
610
 [GeV]DepoTE
0 5 10 15 20 25 30 35 40 45 50
D
ep
o
T
) / 
E
D
ep
o
T
 
-
 
E
R
ec
o
T
(E
-1
-0.5
0
0.5
1
1.5
2
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WFFC
Figure 8.24: Relative energy difference ∆rel of algorithms based on the OF and WF in a
scenario with signal overlap for 〈µ〉 = 80 at signal rate 〈Rs〉 = 0.05.
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Figure 8.25: Energy correlation (left) and relative energy difference (right) for the Deriva-
tive Filter with Maximum Finder in a scenario with signal overlap at 〈µ〉 = 80 and 〈Rs〉 =
0.05.
Table 8.5: Percentage of energies not being reconstructed at all (∆rel = −1) or being over-
estimated by more than 100 % (∆rel = 1) for non-zero energies (E DepoT ≥ 1GeV) by the filter
algorithms (〈µ〉 = 80 and 〈Rs〉 = 0.05).
OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
∆rel =−1 13.8 % 28.4 % 22.8 % 39.4 % 7.2 % 2.8 % 6.8 %±0.1 % ±0.1 % ±0.1 % ±0.1 % ±0.1 % ±0.0 % ±0.1 %
∆rel = 1 0.2 % 0.1 % 0.2 % 0.7 % 0.0 % 0.0 % 0.0 %±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 % ±0.0 %
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Figure 8.26: The resolution of the different filters in a scenario with 〈µ〉 = 80 and 〈Rs〉 =
0.05: Clearly also in this scenario, the WFFC shows the best performance.
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8.3 Filter Performance with and without Signal Overlap
Table 8.6: Percentage of energies being reconstructed within a |∆rel| < 5% tolerance band
by the filter algorithms (〈µ〉 = 80 and 〈Rs〉 = 0.05).
energy range OFMax OFτ OF|χ| OFχ2 WFMax WFFC Der
1GeV≤ E DepoT
40.4 % 39.8 % 66.2 % 39.7 % 56.9 % 88.3 % 71.2 %
±0.2 % ±0.2 % ±0.2 % ±0.1 % ±0.2 % ±0.3 % ±0.2 %
5GeV≤ E DepoT
41.8 % 41.1 % 68.4 % 41.2 % 59.3 % 91.2 % 74.3 %
±0.2 % ±0.2 % ±0.2 % ±0.2 % ±0.2 % ±0.3 % ±0.2 %
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Figure 8.27: Signal detection and fake efficiency for all probed filters for 〈µ〉 = 80, 〈Rs〉 =
0.05 and a tolerance level δ = 5 %: While the signal detection efficiency is nearly identical
for all algorithms based on the OF (top), clearly a performance boost can be seen for the
WFMax, the Derivative Filter, and the WFFC (bottom). A similar performance is observed
for the fake efficiency. The WFFC clearly gains an edge over the other filters.
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8.4 Filter Performance for Diﬀerent Pulse Shapes
8.4.1 Pulse Shape Variation
The studies so far have been constrained to a cell at fixedφ= 0 and η= 0 in the Middle layer
of the LAr calorimeter (covering the range of 0 ≤ η < 0.025 and 0 ≤ φ < 0.025). Thus, only
the filter behaviour with respect to the pulse shape of this cell is discussed. However, adapt-
ability to different pulse shapes in the detector is another filter requirement as mentioned
in section 6.2.1. Hence, in this section the influence of pulse shapes shall be analysed.
For this purpose, the scenario with uniformly distributed signal spectrum and constant
signal rate of Rs = 0.02 has been tested for varying η in the range 0 ≤ η ≤ 1.2 in the four
EM barrel layers (Presampler, Front, Middle, and Back). Thus, one high energetic energy
deposition each 50 BCs is deposited without creating additional out-of-time pileup from
these depositions.
The layer- and η-specific pulse shape is automatically applied by AREUS. In figures 8.28
and 8.29 the shapes for the different layers and η are shown for an energy deposit of E =
100GeV. As mentioned earlier, these shapes are obtained from SPICE simulations and are
available at a time resolution of 12 samples per BC. The converstion to transverse energy
(via Volts) is done in the digitisation stage of AREUS and samples are taken according to
the time grid specified (1 sample per BC by default). The effect of conversion to transverse
energy is seen by a decreasing amplitude in figures 8.28 and 8.29. To better visualise the
differences in the shapes for varying η, the amplitudes for all η are normalised to their peak
and the difference to η= 0 is shown.
Layer- and η-dependent pileup has been taken into account in the simulation as well. Ac-
cording to the current planning for the upgrade, also the least significant bit is adopted
from 125 MeV in the Middle layer to 32 MeV in the others. The respective spectra for those
layers are shown in figures 8.30 and 8.31.
Evaluating those spectra, one can see a strong η dependence for the Front and Back layer.
The Middle layer shows a moderate dependence. Very stable pileup conditions are ob-
served in the Presampler: For all η values, the pileup spectra are nearly identical.
Hence, the Presampler is best suited for a pulse shape dependence analysis whilst in all
other layers, variations of performance are most probably due to a mixture of varying pileup
spectra and pulse shape variations.
Figure 8.32 depicts the signal detection and fake efficiencies of the different filters pre-
sented for 0.0≤ η≤ 1.2 in the Presampler. As expected, the influence of η is negligible.
Nevertheless, a slightly different performance for the three filters tested is observable: The
90 %-level in the signal detection efficiency is obtained at 7 GeV for the OFMax, at 7.5 GeV
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Figure 8.28: Pulse shapes for varying η in the EM Presampler and Front layer. The left
plots show the amplitude of the shape before the digitisation. On the right, the difference
of normalised shapes with respect to η= 0 are shown.
for the WFFC and at 6 GeV for the WFFC. The same performance gain can be observed for
the fake efficiency. This underlines the improvement achieved by the forward correction.
Without it, the WF performs (slightly) worse than the OFMax.
The efficiencies in the Front layer (figure 8.33) reveal the strongest η dependence. This
is a consequence of the distinct pileup spectra in this layer for different η (figure 8.31(a)).
As clearly the pileup contributions decrease for higher η, also the turn on and drop down
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Figure 8.29: Pulse shapes for varying η in the EM Middle and Back layers. The left plots
show the amplitude of the shape before the digitisation. On the right, the difference of
normalised shapes with respect to η= 0 are shown.
curves of all filters for the efficiencies improve significantly.
The OFMax and WFMax nearly perform identically. A slight improvement is achieved by the
WFFC.
In the Middle layer (figure 8.34), small effects by the η variation can be seen, especially for
the WFMax. Nevertheless, with increasing η, a comprehensive improvement of the efficien-
cies can be observed for all filters. This improvement does not originate in a pulse shape
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Figure 8.30: The pileup spectra for Presampler (a) and Middle (b) layer and varying η are
shown. In the Presampler, nearly no effect on η is seen; the variation of the pileup spec-
trum in the Middle layer is also very low.
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Figure 8.31: The pileup spectra for Front (left) and Back (right) layers and varying η are
shown. For those two layers, a stronger η dependence is noticeable.
modification, but in a rather constantly decreasing contribution of mean pileup energy (see
figure 8.30(b)).
Again, a strong improvement over the WFMax can be noted for the WFFC. A difference be-
tween the OFMax and the WFFC is barely noticeable, the 90 % and 10 % efficiency levels are
reached at 4.5 GeV and 5 GeV respectively.
Finally, in the Back layer, no strong deterioration is observed for the efficiencies (figure 8.35).
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Figure 8.32: Signal detection efficiency (left) and fake efficiency (right) for varying η (Pre-
sampler, 〈µ〉 = 80, Rs = 0.02, δ= 5%): For all filter approaches shown, the efficiencies are
independent of η.
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Figure 8.33: Signal detection efficiency (left) and fake efficiency (right) for varying η
(Front, 〈µ〉 = 80, Rs = 0.02, δ = 5%): For all approaches, the η-dependent pulse shape
has strong effect on the efficiencies.
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Figure 8.34: Signal detection efficiency (left) and fake efficiency (right) for varying η (Mid-
dle, 〈µ〉 = 80, Rs = 0.02, δ= 5%): For all appraches, the η dependent pulse shape has little
effect on the efficiencies.
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Figure 8.35: Signal detection efficiency (left) and fake efficiency (right) for varying η (Back,
〈µ〉 = 80, Rs = 0.02, δ= 5%): For all appraches, the η dependent pulse shape has very low
effect on the efficiencies.
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The performance of the OFMax is compatible to the WFFC.
Comparing the performance results of signal detection and fake efficiencies for the dif-
ferent EM layers and η, a clear dependence of pileup is seen: The comparably low pileup
spectra (practically vanishing to a probability of 10−7 at 4 GeV) in the Front and Back lay-
ers, translate to a very steep turn on (drop down) curve in the signal detection (fake) effi-
ciency.
In the Presampler and the Middle layer, efficiency deterioration by pileup is particularly
pronounced. Also, in those two layers the nature of the effect of pileup can be observed:
Naively one would think that efficiencies for energies above the pileup spectrum (about
5 GeV in the Presampler and 7 GeV in the Middle layer) should be unaffected and thus ap-
proach best performance which is not the case. In the Presampler, the efficiencies are even
worse than in the Middle layer. This can only be explained by the overlap of low ener-
getic pileup contributions with higher energetic contributions. The pileup spectrum in the
Presampler (figure 8.30(a)) constantly shows higher probabilities in the energy range up to
4 GeV than the Middle layer and thus gives reason for this assumption.
Of course, this statement is dependent on the tolerance level δ applied when calculating
the efficiencies (refer to section 6.2.2), but it is true in general for all δ (refer to figures C.7
to C.14).
Having a look to the resolution of the filter approaches in the different layers for varying
η (figures 8.36 and 8.37), only in the Front layer a reasonable shift can be observed. Here,
the resolution constantly improves with higher η as a consequence of a steadily decreasing
pileup contribution.
When comparing the different filter approaches in the µ= 80 regime, no significant perfor-
mance gain or loss can be seen. For all filters, the resolution first suffers in the energy range
dominated by pileup and then constantly improves with larger energies.
To conclude for the dependence of the pulse shape varying with η, no significant effect can
be seen for the filter performance. Also, no performance loss comparing the WFFC to the
OFMax is observed. Contrarily, for the Presampler and Front layer, even a slight improve-
ment of the WFFC over the OFMax can be noticed.
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Figure 8.36: Resolution for varying η (Presampler (left) and Front (right), 〈µ〉 = 80, Rs =
0.02, δ = 5%): In the Presampler the resolution is nearly independent of η and is similar
for all filter approaches. In the Front layer, η does influence the resolution slightly.
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Figure 8.37: Resolution for varying η (Middle (left) and Back (right), 〈µ〉 = 80, Rs = 0.02,
δ = 5%): In the Middle layer the resolution is not affected by variations of η for all filter
approaches. In the Back layer, marginal η dependence is observed.
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A clear improvement of the WFFC over the OFMax can be observed in the µ = 200 regime.
The respective pileup spectra expected are illustrated in figure 8.38. Comparing the effi-
ciencies for µ= 80 to those of µ= 200 (figures 8.39 to 8.42) reveals a signficant performance
loss of the OFMax whereas, except for the Presampler, the WFFC is able to keep its perfor-
mance.
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Figure 8.38: The pileup spectra for all EM layers and varying η for µ= 200 are shown.
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Figure 8.39: Signal detection efficiency (left) and fake efficiency (right) for varying η (Pre-
sampler, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure 8.40: Signal detection efficiency (left) and fake efficiency (right) for varying η
(Front, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure 8.41: Signal detection efficiency (left) and fake efficiency (right) for varying η (Mid-
dle, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure 8.42: Signal detection efficiency (left) and fake efficiency (right) for varying η (Back,
〈µ〉 = 200, Rs = 0.02, δ= 5%).
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8.4.2 Static Pulse Phase Variation
In addition to the effect of a varying pulse shape as discussed in the previous section, also
the arrival of a measured pulse with respect to the timing of sampling is of interest. In this
section, the impact of a phase shift ∆t in the pulse shape is presented. Such a phase shift
can originate from time-of-flight effects in the detector, from different cable length (for
different cells) in combination with a mis-adjustment or from any other misconfiguration
in the readout electronics before the digitisation stage.
For this purpose, the scenario with uniform signal spectrum and constant signal rate of
Rs = 0.02 has been tested for different ∆t in the range 0 ≤ ∆t ≤ 25ns (1 BC) and steps of
1 ns for a cell at φ= 0 and η= 0 in the four EM barrel layers (Presampler, Front, Middle and
Back). Again, layer-dependent pileup has been taken into account in the simulation and
the foreseen layer-specific least significant bits are applied.
The variation of the phase is carried out such that for each phase shift ∆t a simulation is
launched applying ∆t in the digitisation module (see section 7.3.6). All subsequent mod-
ules, especially the filters applied, then train and work on the samples gained with that
static phase shift during one run.
In practise, this implies to know the shift in the pulse shape at configuration time of the fil-
ters in the detector readout electronics. This variation can be measured for each calorime-
ter cell.
The effect of a phase shift ∆t when sampling with one sample each BC is illustrated in
figure 8.43 for the Middle layer. Of course, at this reduced sampling rate the original pulse
shape is not reproduced precisely: Sampling the actual peak is very sensitive to such a
phase shift and already small phase shifts lead to a reduced maximum sample. The impact
of such a phase shift to the efficiencies is discussed in the following.
As shown in figure 8.44, a significant performance degradation is observed for the WFMax
and the WFFC in the Presampler for phase shifts 12ns<∆t < 22ns. Throughout all phases,
the performance of the WFFC is better than the WFMax, but not as good as of the OFMax.
In the Front layer (figure 8.45), on the other hand, the WFFC performs better than the OFMax
over the full phase range. Still, a phase-dependent performance loss is observed for 12ns<
∆t < 20ns for the WF based algorithms.
A step is observed in the efficiencies for the OFMax from∆t = 5ns to∆t = 6ns while the tran-
sition for the other two filters is very smooth. Reason for this is given by the nature of the
OF and its acting on the pulse shape in combination with the Maximum Finder: At some
point by variation of the phase shift ∆t , the response of the OF to the input pulse shape
can result in a sequence of two nearly equal output values (a double peak). That directly
and inevitably affects the subsequent Maximum Finder which restrains it from recognising
a single peak.
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Figure 8.43: Sampling of the pulse shape for varying static phase shift ∆t is shown for the
Middle layer: The maximum sample is reduced down to 70 % for the worst case shown.
Interpolating lines are added to guide the eye only; they do not represent the original
analogue pulse shape (compare to figure 8.29). Data processing in AREUS is done with
the actual sampling points.
Given the superposition of this effect with pileup and noise as well as the effective number
of bits of the output, it is hard to predict the exact phase shift when such a double peak and
hence a step in the efficiencies occurs.
This step is observed in all layers (see figures 8.46 and 8.47), each for different ∆t . It also
occurs for higher µ, see appendix figures C.15 to C.18.
Especially in the Back layer (figure 8.47), the effect of a double peak perturbing the perfor-
mance of the OFMax is seen as a singularity for ∆t = 5ns.
In the Middle and Back layer, the efficiencies of the WFMax and the WFFC undergo devia-
tions in the range 10ns<∆t < 20ns comparable to those in the Presampler and Front layer.
This behaviour reveals a general weakness of the method applied in the WF: For these phase
shifts ∆t reconstructing one single peak from the original pulse shape does not work that
precisely anymore. A possible explanation could be that the two sampling points surround-
ing the (analogue) maximum are decreased that much in amplitude that an extrapolation
(by the filter applied) simply becomes less precise.
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Figure 8.44: Signal detection efficiency (left) and fake efficiency (right) for varying∆t (Pre-
sampler, 〈µ〉 = 80, Rs = 0.02, δ = 5%): Whilst the OFMax shows nearly no affection from
the phase variation, both, WFMax and WFFC, show an efficiency degradation for phases
12ns<∆t < 22ns.
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Figure 8.45: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Front layer, 〈µ〉 = 80, Rs = 0.02, δ= 5%): The WFFC shows the best performance over the
full ∆t range. Both WFFC and WFMax are sensitive to shifts in the range 10ns<∆t < 20ns.
For the OFMax, a step in the efficiencies occures from ∆t = 5ns to ∆t = 6ns.
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Figure 8.46: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Middle layer, 〈µ〉 = 80, Rs = 0.02, δ= 5%): The OFMax is comparably stable over the full∆t
range, with a step occurring from ∆t = 9ns to ∆t = 10ns. WFMax and WFFC significantly
suffer from phase variations in the range 10ns<∆t < 22ns
140
8.4 Filter Performance for Different Pulse Shapes
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, OF + Max
Fa
ke
 E
ffi
cie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, OF + Max
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, WF + Max
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
Fa
ke
 E
ffi
cie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, WF + Max
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, WFFC
 [GeV]TDepoE
0 2 4 6 8 10 12 14
 
t [n
s]
∆
Ph
as
e 
Sh
ift
 
0
5
10
15
20
25
Fa
ke
 E
ffi
cie
nc
y
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
AREUS
 = 80〉µ〈 = 14 TeV, s
EMBack, WFFC
Figure 8.47: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Back layer, 〈µ〉 = 80, Rs = 0.02, δ = 5%): Still, WFMax and WFFC are deteriorated for
∆t ≈ 15ns. An outstanding performance degradation is observed for the OFMax for
∆t = 5ns.
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8.4.3 Dynamic Pulse Phase Variation
The previous section presented the effect of a static variation of the phase of the pulse
shape. This allowed a dedicated analysis in clean signal conditions.
In reality, however, in addition to a static phase shift originating from the distance of the
design interaction point to the detector cell, a dynamic phase shift is introduced by parti-
cle interactions not happening exactly at this point but at a place shifted along the beam
axis.
In order to test the filter performance with respect to the dynamic phase shift, the scenario
with uniform signal spectrum and constant signal rate of Rs = 0.02 has been reproduced
for fluctuating phases ∆ϕ for a cell at φ= 0 and η= 0 in the Front and Middle layer.
Layer-dependent pileup and a layer-specific least significant bit are taken into account.
The dynamic phase variation is done such that a Gaussian phase distribution with a mean
phase shift of 〈∆ϕ〉 = 0 and a width of σ(∆ϕ) in steps of 2 ns is applied in the digitisation
module (see section 7.3.6). To respect causality, the digitisation module only applies posi-
tive phases.
Figure 8.48 shows the effect of the dynamic phase variation on the signal detection and fake
efficiency for the OFMax, the WFMax and the WFFC for a tolerance level of δ = 5%. As can
be seen, for very small dynamic phase variations (σ(∆ϕ) = 2ns), no big effect is observed
(less than 5 % (10 %) performance loss for the OFMax and the WFFC (WFMax)), whereas for
greater phase variations (σ(∆ϕ) ≥ 4ns) strong performance deteriorations of greater than
15 % occur. In contrast to the static phase variation, the effect of a dynamic phase affects
the efficiencies on the full energy range: Whilst the static phase variation leads to a shifted
turn on (fall off) curve of the efficiencies, the dynamic variation effects the height of the
plateau and thus best efficiency is never reached (for the δ= 5% tolerance level).
In figures 8.49 and 8.50, the efficiencies for corresponding tolerance levels δ= 20% and δ=
80% are depicted. Increasing the tolerance level has direct impact on the number of energy
depositions that are counted as correctly or falsely reconstructed. Hence, by definition, a
steady improvement of efficiencies for increasing tolerance levels is expected. Comparing
figures 8.48 to 8.50, such an improvement is in fact observed.
A remarkable property of the OFMax is its unability of re-establishing a signal detection ef-
ficiency above the 95 %-level even at δ= 80% for large σ(∆ϕ). In contrast to this, both, the
WFMax and WFFC, show a steady improvement and nearly re-establish the 100 % level of
signal detection efficiency.
To better understand the limitation of the OFMax in this regime, the distribution of the rela-
tive energy difference of the filters in question is given in figure 8.51, once for σ(∆ϕ)= 4ns
in comparison to σ(∆ϕ)= 8ns:
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As already mentioned, the Maximum Finder in the OFMax rigorously dismisses a fraction
of such reconstructed energies ending up in an inconsistent peak. By phase fluctuations,
the output of the OF may, in combination with discreteness of (input and) output values,
lead to a sequence of two equal values which simply does not fulfil the maximum condition
(equation 6.5). For σ(∆ϕ)= 4ns, this effect and thus the fraction of unreconstructed ener-
gies (E RecoT = 0) is rather low, but it increases with higher σ(∆ϕ) and becomes significant.
The extreme case of σ(∆ϕ)= 8ns presented here corresponds to an interaction point being
shifted by about 2.4 m and is hence not realistic for the LAr calorimeter, but it reveals the
general lack of this filter algorithm.
The Maximum Finder in the WFMax has a similar effect. With dynamic phase variations,
the response of the WF (expected to be a single peak) can degrade to a sequence of any
two partial peak contributions, depending on the actual phase of the event in question.
Once the contributions reach the critical 50 % level, the Maximum Finder dismisses the
event. Hence, the Maximum Finder in the WFMax limits the lower relative energy difference
to 50 %. The WFFC shows a fading distribution in the negative relative energy difference.
Thus, an increasing δ results in a smooth and steady improvement of efficiencies.
Finally, figure 8.52 quantifies the distribution of the relative energy difference to the res-
olution. The figures on the left show the resolution taking into account only such energy
depositions that have been reconstructed at least at least significant bit value (Rlsb) in com-
parison to the resolution taking into account all energy depositions (including those not
being reconstructed) (R). As can be seen, Rlsb performs significantly better for the OFMax
than for WFMax and WFFC. The relation of performance changes when evaluating R: For all
filters, the resolution in energy regions of significant pileup contributions (E DepoT < 4GeV)
degrades equally, whilst for the WFFC no further effects worsen Rlsb to R. Instead, and as
a consequence of the effect of the Maximum Finder in the OFMax as explained above, the
OFMax has to face significant resolution deteriorations.
In section C.5 of the appendix, the corresponding performance plots for the Front layer and
also for higher pileup conditions (〈µ〉 = 200) are attached. They show a similar behaviour
of the filters as just described.
In conclusion, the dynamic phase shift has direct impact on the performance of filters.
Up to phase shifts σ(∆ϕ) ≤ 4ns, all filters (OFMax, WFMax and WFFC) show insignificant
performance degradation (less than 5 % loss in efficiencies for δ= 20%). For higher phase
shifts, the kind of degradation is very sensitive to the filter algorithms and the BCID feature
applied. The method of a Maximum Finder always leads to the loss of a fraction of signals
due to the phase shift. The approach of the Forward Correction in the WFFC instead shows
a degradation of resolution at the trade-off of high signal detection efficiency.
Hence, a final choice of a filter algorithms is dependent on the importance and weighting
of the individual performance parameters.
143
8 Simulation of the Future Readout and Expected Performance
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, OF + Max
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Fa
ke
 E
ffi
cie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, OF + Max
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WF + Max
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Fa
ke
 E
ffi
cie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WF + Max
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Si
gn
al
 D
et
ec
tio
n 
Ef
fic
ie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WFFC
 [GeV]DepoTE
0 2 4 6 8 10 12 14
Fa
ke
 E
ffi
cie
nc
y
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
) = 0 nsϕ∆(σ
) = 2 nsϕ∆(σ
) = 4 nsϕ∆(σ
) = 6 nsϕ∆(σ
) = 8 nsϕ∆(σ
AREUS
 = 80〉µ〈 = 14 TeV, s
EMMiddle, WFFC
Figure 8.48: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 80, Rs = 0.02, δ= 5%): All filters are significantly sensitive to dynamic phase
variations at the δ= 5% level.
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Figure 8.49: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 80, Rs = 0.02, δ = 20%): Allowing a larger window for the relative energy
difference consequently improved efficiencies are observed.
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Figure 8.50: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 80, Rs = 0.02, δ= 80%): At very large window for the relative energy differ-
ence, different filter behaviour becomes visible.
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Figure 8.51: Relative energy difference for σ(∆ϕ) = 4ns (left) and 8 ns (right), (Middle,
〈µ〉 = 80, Rs = 0.02): For σ(∆ϕ) = 4ns, the three filters do not differ significantly. For
σ(∆ϕ) = 8ns, large filter specific effects can be seen: The OFMax retains its narrow reso-
lution but looses many energies; the WFMax looses less energies but shows a sharp lower
limit and the WFFC shows the full negative spectrum with very few losses.
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Figure 8.52: Resolution for σ(∆ϕ) = 8ns for energy depositions that have been recon-
structed at least at least significant bit value (left) in comparison to the resolution taking
into account all energy depositions (right), (Middle, 〈µ〉 = 80, Rs = 0.02): Whilst WFMax and
WFFC are only degraded at low energies, the OFMax shows a significant loss of resolution
for high energies at high σ(∆ϕ).
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8.5 Conclusion and Outlook
As one part of this thesis, a detector simulation framework, ATLAS Readout Electronics Up-
grade Simulation (AREUS), has been developed to carry out dedicated studies on filter algo-
rithms to be possibly used in the readout electronics for the upgrade of the LAr calorimeter
of the ATLAS detector
As a starting point for the design of new filter algorithms, the currently used Optimal Fil-
ter (OF) has been investigated. To adopt this filter to the continuous, untriggered readout
mode, a criterion for the proper BCID had to be found. Several possible approaches ex-
tending the OF have been analysed for their effectiveness.
Some of those approaches showed very good performance but had to be discarded due to
their complexity with respect to required hardware resources for a possible implementa-
tion in FPGAs.
Out of the extensions of the OF, only the Maximum Finder was found to be reasonably
suitable taking into account its performance in relation to its feasibility in hardware.
In order to overcome the issue of over- or underestimating the energy depositions due to
pileup or signal overlap, a distinct filter algorithm has been brought forward. The Wiener
Filter with Forward Correction (WFFC) as an extended Wiener Filter (WF) was found supe-
rior in performance to the Optimal Filter with maximum finder (OFMax) in scenarios with
forced signal overlap due to its sophisticated multi-staged filter algorithm including an in-
ternal trigger-based forward correction for the expected pulse shape.
The performance of the OFMax, the WFMax and the WFFC has been compared for multiple
variations of the expected pulse shape, namely the variation of the shape itself by analysing
the performance of the four different layers in the barrel region of the detector; and the
explicit variation of the phase of the pulse shape in a static and dynamic manner.
These comparisons showed that the WFFC is at least competitive to the OFMax. In a global
view, no clear preference can be pointed out as both filter approaches have their respec-
tive advantages and disadvantages that apply for specific circumstances. Nevertheless, the
studies for pulse shape and timing variations revealed the disadvantage of the approach of
a Maximum Finder resulting in a well defined limit for energy reconstruction at the correct
time. Here, the approach of the internal trigger stage of the WFFC results in a smooth tran-
sition of performance over the varied parameters whereas the OFMax incorporates perfor-
mance discontinuity arising from the maximum finder which is very sensitive to different
pulse shapes.
Studies of the impact of the energy reconstruction performance of the different filter al-
gorithms on trigger variables such as Rη and f3 remain a subject of future analyses with
AREUS.
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9 Ten Gigabit Ethernet UDP stack
This chapter will present the 10 Gigabit Ethernet (XGbE) firmware developed for the ATCA
Board for a Baseline of Acquisition (ABBA) as a demonstrator of the LAr Digital Processing
System (LDPS) designed by the Laboratoire d’Annecy-le-Vieux de Physique des Particules
(LAPP).
9.1 The LDPS demonstrator
As already pointed out in section 4.1, the purpose of the demonstrator setup installed dur-
ing the Phase-0 Upgrade of the ATLAS detector is to test and commission the proposed
Phase-I Upgrade electronics during the time of the upcoming LHC run in 2015 to 2017.
Two main motivations drive the setting up of a demonstrator readout chain:
1. Verification of hardware interplay to rule out electronic issues and malfunctioning
possibly arising from the analogue and digital processing or interfaces between mod-
ules,
2. In-situ testing of the hardware components to ensure the compatibility to the opera-
tion in the ATLAS environment, allowing possible feedback for the final design of the
readout system and its components.
When installing an in-situ demonstrator setup, the setup itself might also affect the en-
vironment. Hence, before such an installation, it must be ensured not to deteriorate the
analogue signals due to crosstalk or electronic noise brought to the detector system by the
new components. Any failure of the new electronics, possibly affecting the signals sent to
the legacy Tower Builder Boards (TBBs), must be excluded.
To guarantee the proper functionality, a first detector independent test chain is set up at the
LAr Electronics Maintenance Facility (EMF). The EMF is a laboratory located above ground
at CERN near to the building granting access to the ATLAS underground detector facilities.
Here, a demonstration readout chain is put in place to carry out a full system test with easy
access on the surface. To simulate the input signals, at EMF special injector boards are
available to generate the analogue signals similar to the real detector.
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After positive verification of hardware interplay and measuring noise parameters of the
new system guaranteeing compatibility to the current system at the setup at the EMF and
passing a review [105], the installation of a second demonstrator setup under ground in
ATLAS was recommended by the ATLAS Executive Board for in-situ tests.
The demonstrator setup [8, 106] consists of one specially equipped Front End Crate (FEC)
and one Advanced Telecom Computer Architecture (ATCA) crate dedicated to its readout.
The demonstrator sits in the central Electromagnetic Barrel (EMB) and covers the area of
(0.0< η< 1.4)× (1.8<φ< 2.2).
In Run-2, the demonstrator will be operated in parallel to the ATLAS detector. With the
help of offline-reconstructed electrons from the decays of W bosons (W → eνe ) the per-
formance of the energy reconstruction via Super Cells can be verified and optimised. As
shown in figure 9.1, the energy range of the electrons is just above the future trigger thresh-
old. Figure 9.2 shows the distribution of those electrons with respect to η. Most of them are
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Figure 9.1: Distribution of the transverse energy ET for electrons (left) and positrons
(right) from the decay W → eνe [107]. Most events are observed in the range 20GeV ≤
ET ≤ 40GeV. This is also the range of the future threshold for the L1 trigger.
measured in the barrel region (
∣∣η∣∣ ≤ 1.4). The location of the in-situ demonstrator is thus
well chosen to study the energy reconstruction, especially of this channel.
The demonstrator FEC is equipped with a new baseplane and has the new Layer Sum
Boards (LSBs) mounted on the (legacy) Front End Boards (FEBs) (compare to section 4.2.1).
In addition to the legacy TBB, the demonstrator FEC is equipped with two LAr Trigger Dig-
itizer Board (LTDB) prototypes, shown in figure 9.3.
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Figure 9.2: Distribution of electrons (left) and positrons (right) with respect to η from the
decay W → eνe [107]. Most events are observed in the barrel region of the calorimeter
(|η| ≤ 1.4).
Hence, the front end electronics of the demonstrator provide full functionality of the future
Phase-I Upgrade system.
The back end electronics of the demonstrator comprises an ATCA crate populated with a
switch and two pre-prototypes of a LAr Digital Processing Blade (LDPB). The functionality
of the pre-prototype LDPBs is limited to the basic operation in the ATCA crate and serves
as a platform for firmware implementation and testing of processing algorithms.
An optical fibre bundle of 70 m length interconnects the front and back end electronics
components. Figure 9.4 shows the rack at the underground demonstrator in the Under-
ground Service Area 15 (USA15) containing the ATCA crate and auxiliary hardware.
9.1.1 LAr Digital Processing Blade Pre-Prototype
With the purpose of evaluating the proposed LDPB layout, an LDPB pre-prototype, shown
in figure 9.5 and called ABBA board, has been designed at LAPP [106]. This pre-prototype
does not yet hold the connectors for Advanced Mezzanine Card (AMC) daughter boards,
but incorporates three ALTERA® Stratix IV [108] Field Programmable Gate Arrays (FPGAs)
instead.
Each of the two so-called Front FPGAs on this board interfaces two pairs of high-speed op-
tical transceivers to connect to the optical fibres from the LTDB. The circuitry of those two
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Figure 9.3: Photograph of the LTDB prototype for the demonstrator [106].
FPGAs including the corresponding auxiliary electronics represent the core functionality of
the future AMCs.
The third so-called Back FPGA on this board plays the role of a mediator between the Front
FPGAs and the ATCA backplane. Interfacing between Front and Back FPGA is done via an
Extended Attachment Unit Interface (XAUI)1.
The Back FPGA is connected to the ATCA backplane via XAUI, too. It thus connects to the
computing framework which sits behind the ATCA crate. From the computer, data are be-
ing requested from the LDPS by the Trigger and Data Acquisition (TDAQ) system for off-
line storage and processing, applying the IPbus protocol [110] over XGbE2. For the links
between Front and Back FPGA, a proprietary protocol (IPbus plus custom header) is de-
ployed.
The data being transported to the TDAQ system are monitoring data only (compare to the
schematic diagram of the future LDPB in figure 4.12). The data path to the L1 trigger is
hence not interfered.
1XAUI is a physical specification for the transport of data at 10 Gbit/s [109].
2The XGbE standard is a protocol defining the packaging and addressing of data (e.g. using XAUI) [111].
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Figure 9.4: Setup of the demonstrator back end electronics in USA15 [106]: One comput-
ing rack is reserved for the demonstrator ATCA crate and auxiliary hardware (computer,
monitor etc.). The turquoise cables come from the detector (situated in the UX15) and
interconnect to the LDPB demonstrator boards.
9.1.2 Objective
For the Back FPGA, firmware is developed to receive data requests from the computer being
addressed to either the first or the second Front FPGA and vice versa. As the protocols differ
at both sides of the Back FPGA, this firmware has to handle the proper data transition.
On reception of data from the computer (via the ATCA backplane), the part containing the
IPbus content in the Ethernet frame must be extracted. This extraction has to include con-
sistency checks for the involved Ethernet, Internet Protocol (IP) and User Datagram Proto-
col (UDP) layers. Furthermore, a custom header indicating the length of the IPbus frame
(the number of 32-bit words) has to be calculated. This length specification and the original
IPbus frame are to be forwarded to the respective Front FPGA as a contiguous data frame.
The treatment and interpretation of the actual IPbus frame is done by the Front FPGA.
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Figure 9.5: Photograph of the LDPB pre-prototype developed at LAPP: The core compo-
nents of the board are three high-end ALTERA® Stratix IV FPGAs: two Back FPGAs and one
Front FPGA. Front and Back FPGA are interconnected via XAUI. On the front (left in the
picture), the optical transceivers from the LTDB are located, the backplane connectors to
the ATCA crate sit in the back (right) [106].
For the transmission of frames being received as a response to requests by the computer
from a Front FPGA, the receiving path has to be inverted: From the custom header (in-
cluding the length indication), the encapsulating UDP, IP and Ethernet headers must be
created and the original IPbus frame has to be enclosed.
In order to comply with Ethernet specifications, additionally to data forwarding, further
protocols (Address Resolution Protocol (ARP) and Internet Control Message Protocol (ICMP))
are subjects for implementation as well.
9.1.3 Available XGbE Firmware
As the XGbE standard is a comparably new technology, it is not yet widely spread. Whilst
well evolved free UDP/IP based Gigabit Ethernet (GbE) implementations for FPGAs ( [112,
113]) have already been developed, the availability of XGbE cores is limited.
For the event builder network of the CMS (Compact Muon Solenoid) Data Acquisition Sys-
tem (DAQ) a simplified Transmission Control Protocol (TCP)/IP core for XGbE [114] with
high performance was presented. Unfortunately, this core only supports a unidirectional
version of TCP and is thus not applicable for the purpose of the ABBA board.
156
9.2 Technical Introduction
Commercial XGbE cores are available as well (for example by Accelize Inc. [115] or by Cast
Inc. [116]), including UDP, ARP and ICMP functionality. The pricing indicated by Accelize
for their solutions is of the order of 5000 EUR for a licence per card and special pricing is
offered in a wider business venture. A custom development is thus a reasonable attempt in
the perspective of requiring 31 pieces of LDPSs to be equipped.
Another reasonable motivation for a custom implementation is the custom interface for
the Front FPGA.
9.2 Technical Introduction
This section briefly elucidates concepts used in firmware development.
9.2.1 Field Programmable Gate Arrays
A Field Programmable Gate Array (FPGA) is a type of integrated circuit (IC) that incorpo-
rates a given number of logic entities like memory blocks (RAM), look-up tables (LUTs),
registers, Digital Signal Processors (DSPs), combinatoric logic cells (gates for AND, OR, etc.)
and transceivers for interfacing with the environment.
The key feature of FPGAs is reconfigurability: The different components available in an
FPGA are not hard wired as in common ICs. Instead, a complex net of switch boxes per-
vades the FPGA, granting the possibility of interconnecting specific components on user
demand. Figure 9.6 shows a sketch of such switch boxes.
Figure 9.6: The key feature of FPGAs is reconfigurability. It is based on programmable
switch boxes that allow the user to interconnect wire segments specifically and thus inter-
connect different components of an FPGA in a variable way [117].
As a consequence, with a given FPGA, different applications can be realised.
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Another type of ICs, the Application Specific Integrated Circuit (ASIC), creates its counter-
part. The main difference of an ASIC in comparison to an FPGA is its development specif-
ically for one envisaged application. Thus, only the components required for this appli-
cation are incorporated in an ASIC. Once gone through the process of manufacturing, the
functionality of a produced ASIC is fixed. Changes can only be achieved by design changes
and re-running another iteration of the manufacturing process.
The main advantages of FPGAs over ASICs are reconfigurability, a low design risk, low costs
for small quantities, fast implementation, and the fact that they are commercial off-the-
shelf products. In comparison to ASICs, FPGAs allow lower clock frequencies and a lower
density of logic blocks at higher power consumption for comparable functionality, which
are some disadvantages.
9.2.2 VHDL
The specific functionality of an FPGA is achieved by a complete configuration of all switch
boxes, called firmware. It is the purpose of firmware development tools to provide a plat-
form for designing such functionality with the means of dedicated hardware description
languages.
Very high speed integrated circuit Hardware Description Language (VHDL)3 and Verilog
are such hardware description languages.
The major differences to high level software programming languages are parallelism and
concurrency:
In common programming languages the code consists of a list of sequential processing
commands that realise a certain algorithm. By the compiler, the list of sequential com-
mands is then mapped to the Central Processing Unit (CPU) components and a more de-
tailed sequence of CPU commands is generated to execute the programme. Up to the de-
sired algorithm and CPU, it takes a specific number of CPU duty cycles to calculate the
result. During the calculation, the hardware resources are being reused and temporary re-
sults are stocked in some memory buffer (RAM).
Hardware description languages instead describe the propagation of signals in dependence
of other signals that act as stimuli. The code itself is a concurrent description of the be-
haviour of all internal components that are active in parallel. A sequential behaviour can
be achieved by clocked processes and state machines (explained later). This behaviour is
mapped to hardware components by the synthesis tool which tries to fit the requirements
(instantiated logic cells and other hardware components) to the target FPGA. Once synthe-
sised, the design is not being executed, but runs permanently.
3All code developed for this work has been designed in VHDL.
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A very short example shall lay out the fundamental difference between software and firmware
design: Let a and b be two integer values that shall be swapped if the boolean indicator s is
set to true.
The C-like code is given in code snippet 9.1. The data contained in the memory allocators
a and b needs to be copied sequentially involving the allocation of additional memory for
a temporary third variable c to carry out the swap.
Code snippet 9.1: Swap of two variables in a C-like programming language
1 i f ( s == true ) {
2 int c = a ;
3 a = b ;
4 b = c ;
5 }
In VHDL, the swap is carried out without any auxiliary memory. Code snippet 9.2 instanti-
ates a clocked process as embedding environment, and the data content of the registers a
and b is interchanged directly. The key in this snippet is the sensitivity on the rising edge of
the internal clock signal clk.
Code snippet 9.2: Swap of two variables in a hardware description language (here: VHDL)
1 process ( clk )
2 begin
3 i f rising_edge ( clk ) then
4 i f s = true then
5 a <= b ;
6 b <= a ;
7 end i f ;
8 end i f ;
9 end process ;
Signal Assignments and Clock Domains
Logic implementations in devices such as FPGAs can either be described as synchronous
or asynchronous behaviour.
An asynchronous description of a signal has no time reference (no clock signal involved)
and is made of e.g. logical combinations of other signals. As an example, let c be the logical
combination of the signals a and b by the operator and.
Code snippet 9.3: Asynchronous signal assignment
1 c <= a and b ;
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The result c in code snippet 9.3 is affected whenever one of the source signals a or b changes
its state.
Hardware description languages (HDLs) further allow defining the sensitivity of the result
in dependence of its composing input signals by means of the process key word. For the
asynchronous description, three options arise for the simplistic example: Sensitivity to a
and b, to a only or to b only. Code snippet 9.4 shows the example code for the three different
options.
Code snippet 9.4: Asynchronous signal assignment with sensitivity
1 process ( a , b) −− s e n s i t i v i t y to a and b : c i s updated whenever a or b change
2 c <= a and b ;
3 end process ;
4
5 process ( a ) −− s e n s i t i v i t y to a only : c i s updated when a changes , independent of b
6 c <= a and b ;
7 end process ;
8
9 process (b) −− s e n s i t i v i t y to b only : c i s updated when b changes , independent of a
10 c <= a and b ;
11 end process ;
The representation in hardware is done by logic gates and the output signal is valid after
the propagation time of the input signal through the logic gates.
A synchronous representation of such signal assignment involves an additional clock sig-
nal. This signal is gained from external oscillators and dedicated clocking components in
the FPGA allow frequency transformation from this source clock to generate an internal
clock domain4. All signals derived from a clocked domain keep their state for the duration
of an entire clock cycle of the clock associated and only on the next cycle, a change is af-
fected. The representation in hardware is realised as a register and its description in VHDL
is given in code snippet 9.5. The aforementioned code snippet 9.2 already made use of the
synchronous representation.
That allows the description of complex behaviour of the hardware and enables the descrip-
tion of sequential behaviour.
Code snippet 9.5: Synchronous signal assignment
1 process ( clk ) −− clocked process : re−evaluation of input s i g n a l s on each cycle
2 i f rising_edge ( clk ) then
3 c <= a and b ;
4 end i f ;
5 end process ;
4Typically the frequency of internal clocks is in the range of some MHz to 1 GHz and has impact on the final
routing constraints on the target FPGA.
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Special attention has to be given when propagating signals between different clock do-
mains. Without going into details, metastability of signals traversing clock domains be-
comes the main issue. Two different types of clock domain crossings can affect signal sta-
bility: Crossing between clocks of different frequencies and crossing between clocks of the
same frequency but with an unknown phase relation. The most effective method to over-
come the issue of clock domain crossing is the implementation of dual clock domain First
In - First Out (FIFOs). They incorporate means for a secure propagation of signals between
different clock domains.
State Machines
A standard concept of HDLs are (finite) state machines. They are applied to describe se-
quential behaviour (or dependence): A state defining signal, e.g. state, is introduced to
control the behaviour of other signals by a finite set of defined states, e.g. idle, start and
stop, of which one is taken at a time. In dependence of external stimuli the state changes
from one to another. Thus, ultimately the behaviour of third signals can be described in-
termediately and in a time dependent requirement of given stimuli.
Let the following snippets serve as an example: The output signal sig_out is to be set (1)
only after the input byte_in shows the sequence {x"FF", x"A0"}5 in two consecutive clock
cycles. At least one pause cycle shall be granted between two such sequences. On any
other sequence, the output is to be left unset (0). Code snippet 9.6 describes this state
machine and the behaviour of the output signal sig_out. Note that sig_out is described
as a concurrent statement in dependence of the state external to the process describing
the state machine.
Code snippet 9.6: State machine example code
1 process ( clk ) −− a clocked process
2 begin
3 i f rising_edge ( clk ) then −− for each clock cycle
4 case s t a t e i s
5 when i d l e => −− in idle ,
6 i f byte_in = x"FF" then −− check for the f i r s t required word
7 s t a t e <= s t a r t ; −− and change to the next s t a t e
8 else −− i f not ,
9 s t a t e <= i d l e ; −− go back to i d l e
10 end i f ;
11 when s t a r t => −− i f the f i r s t word has been detected ,
12 i f byte_in = x"A0" then −− check , i f the second comes as required
13 s t a t e <= stop ; −− and change to the next s t a t e
14 else −− i f not ,
15 s t a t e <= i d l e ; −− go back to i d l e
16 end i f ;
17 when stop => −− the second t e s t also passed ,
18 s t a t e <= i d l e ; −− go back to i n i t i a l s t a t e
19 end case ;
5The prefix ’x’ indicates the hexadecimal base of the given value, whereas binary notation is indicated by the
prefix ’b’.
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20 end i f ;
21 end process ;
22
23 sig_out <= ’1 ’ when s t a t e = stop else ’ 0 ’ ; −− a s s e r t the t a r g e t s ignal
Of course, it is possible to include the assertion of sig_out in the state machine (and hence
to synchronise it to the clk signal, but it is avoided for readability. It could also be synchro-
nised by embedding the signal assertion in a process as done in code snippet 9.5.
User Constraints
An important part of firmware design is to lay out the target device and device constraints
to be respected by the firmware development suits: The association of top level signals to
actual hardware pins must be done in order to guide the placement and routing proce-
dure. Additionally, timing constraints, reservation of components and others as shown for
example in code snippet 9.7 can be specified.
Code snippet 9.7: Example of a User Constraint File
1 # indication of the t a r g e t device :
2 CONFIG PART = xc7vx485t−ffg1761−2;
3 # location of the clock pin on the board :
4 NET "clk" LOC = E19 ;
5 # timing s p e c i f i c a t i o n of the input clock :
6 NET "clk" TNM_NET = "clk" ;
7 TIMESPEC "ts_clk" = PERIOD "clk" 5ns HIGH 50 %
8 # forcing to use a s p e c i f i c transceiver on the board :
9 INST xaui_block / gtx_dual_i LOC=GTX_DUAL_X0Y1 ;
The different firmware development suits provide different, in some cases also graphical,
means to set up design constraints more easily.
9.2.3 Firmware Implementation
The procedure from described hardware functionality (e.g. by VHDL) to the configured
device (e.g. an FPGA) involves several successive steps of implementation.
Synthesis is the first step: A synthesis tool converts the functional design (given by the hard-
ware description in VHDL or similar) to a representation of logic operations (also implying
simplifications), arithmetic operations and control flow. This step is independent of the
actual target device.
Fitting is the second step: Here, the logical representation is mapped to the actual specified
target device, taking into account all additional user constraints. This step includes the
placement of the required logical cells in the target device as well as the routing of them.
At this level, the design tool tries to find a placement and routing of logic such that placing
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and timing constraints imposed are satisfied. It may be, that the tool fails fitting the design
into the target device or that timing constraints cannot be met. The developer then has to
recycle and think of a modification of the design.
Generation of the programming file is the third and last step: Once a feasible fit is found,
a programming file for the target device can be generated. It is a bit stream defining the
setting of all programmable switch boxes in the target FPGA. Its size directly reflects the
size and complexity of the target device. The programming file is finally used to configure
the target device implementing the desired functionality in it.
The entire process of step one to three is summarised under the term compilation.
9.2.4 Ethernet
Ethernet is a very well established networking standard that has evolved to the leading tech-
nology for local and metropolitan area networks. It has seen a constant development from
its patent protection in 1977 by Robert Metcalfe as "Multipoint Data Communication Sys-
tem with Collision Detection" [118].
Over the years, different specifications have been certified by the IEEE (Institute of Electri-
cal and Electronical Engineers), beginning with a 10 Mbit/s coaxial cable standard in 1983
over GbE optical fibre standard in 1998 to the XGbE standard in 2002/2006 (fibre/copper)
and beyond.
This section will briefly present the main protocols which have been of interest for this
work.
The Open Systems Interconnection (OSI) model [119] defines a hierarchical order of the
different protocols. Table 9.1 gives an overview of these layers and associates some relevant
protocols.
Table 9.1: The OSI reference model.
# Layer Content
7 Application Layer HTTP [120], FTP [121], ...
6 Presentation Layer TSL [122], ...
5 Session Layer RPC [?, 123]
4 Transport Layer UDP [124], TCP [125], ...
3 Network Layer IP [126], ...
2 Data Link Layer Ethernet, ARP [127], ...
1 Physical Layer Ethernet, RS-232 [128], ...
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The Physical Layer sets standards for the electrical, optical and mechanical connections
for the transfer medium used. The Data Link Layer specifies the regrouping of single bits
to transferable units and defines how to actually access the medium which motivates the
more common notation of it as Media Access Control (MAC) layer.
Table 9.2 lays out the structure of an Ethernet frame. The data part of the frame is then
Table 9.2: Definition of a MAC Frame (Data Link Layer). Header, data and footer build the
body of the frame that is visible to the user. Pre-header and post-footer are reserved to the
transfer medium and are not accessible for the user.
Part Definition Data amount
Pre-header Preamble 15 sets of b"0101"
Start-of-Frame delimiter 1 set of b"1101"
Header Destination MAC address 6 bytes
Source MAC address 6 bytes
(Optional) VLAN-tag (4 bytes)
Length or protocol 2 bytes
Data Payload 46 to 1500 bytes
Footer Cyclic Redundancy Check (CRC) 4 bytes
Post-footer Inter frame gap 12 bytes
used to encapsulate further protocols. With each encapsulating protocol, one progresses
one layer in the hierarchy of the OSI.
The actual (data) size of an Ethernet packet is restricted to 1500 bytes. If supported by the
hardware components, also so-called Jumbo-frames with a maximum length of 9000 bytes
can be transferred.
The further protocols (ARP, IP, ICMP, UDP) that have been implemented are introduced in
their respective section in the following.
9.3 Implementation
For the implementation of an interface accessing the MAC layer, most FPGA vendors pro-
vide intellectual property cores (IP cores) granting access to the body (header, data and
footer) of the Ethernet frame. The treatment of the pre-header and post-footer are dealt
automatically by the IP cores. For the IP core used (ALTERA® 10 Gigabit Media Access Con-
trol (XGMAC) [129]), also the CRC calculation and checking (the footer of the frame) can be
configured to be done by the core.
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9.3.1 The Interface
The frame being exchanged between the IP core and the user logic to be developed is con-
strained to the header and the data part of the Ethernet frame as shown in table 9.2.
The interface for exchanging such frames is based on a 156.25 MHz reference clock. With
each clock cycle, one word of 8 bytes (64 bits) is transferred. In addition to the data word,
auxiliary frame delimiters are required to control the data flow. Figure 9.7 presents the
Avalon-ST receiver (RX) and transmitter (TX) interface, which has to be respected when
interfacing with the ALTERA® XGbE IP core.
As the interface transfers 8 bytes per clock cycle but the length of an Ethernet frame can
be any value not necessarily being a multiple of 8, an important indicator at the end of the
frame is the empty vector. It is a 3-bit value indicating the under-population of the last data
word being transferred: If the last word is fully populated, then empty is zero (b"000"); it
is one (b"001") if only the upper 7 bytes build the end of the frame etc. For length consis-
tency checks it is thus importatnt to take into account this indicator and especially when
modifying the frame (adding or removing pieces), it must be updated accordingly.
Another very important interface control signal is the ready flag. When transmitting data
to the XGMAC, the user has to respect the readiness of the core and must be prepared to
eventually halt (but not abort) the transmission. On the RX side, on the other hand, the
user is obliged to be ready for reception at all times during a frame transmission. Other-
wise the frame is dropped by the XGMAC IP core by raising the error flag at the end of a
transmission.
Even if the user must always be ready for reception, all modules developed respect the
ready signal at all times and in both RX and TX interfaces. This approach avoids the need of
auxiliary FIFOs within the inner modules as the data transmission can be halted at any time
for any purpose. Of course, those modules connecting to external firmware incorporate
FIFOs for buffering.
9.3.2 Firmware Concept
A general concept of programming is modularity. For each purpose, individual modules
(entities) are developed which also allows to reuse basic entities in multiple higher hierar-
chal modules if circumstances suggest. In terms of the protocols to be implemented, each
protocol is addressed by a dedicated entity.
The common interface for the data transfer between modules is a compressed version of
the Avalon-ST interface introduced by the XGMAC. To reduce line count and to increase
readability of the code, the control signals of the Avalon-ST interface (compare to figure 9.7)
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Figure 9.7: The Avalon-ST TX and RX Interface is based on a 156.25 MHz clock. The data
word (8 bytes) is accompanied by a valid flag being pulled up for the length of a frame and
further frame delimiters indicating the start and the end of a frame as well as an indicator
for the under-population of the data word transmitted at the last cycle. In the event of a
failure in transmission, an error flag is pulled up and the frame will be dropped. For the
TX side, the IP core may indicate not to be ready for the next data word. Transmission is
to be halted until recovery in such a case.
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are combined to a vector ctrl as defined in table 9.3 and form the compressed Avalon-ST
interface.
Table 9.3: Definition of the control signal vector ctrl for the Avalon-ST interface (com-
pare to figure 9.7)
Control vector part Represented signal of the Avalon-ST interface
ctrl(6) valid
ctrl(5) startofpacket
ctrl(4) endofpacket
ctrl(3) error
ctrl(2 downto 0) empty
An occurance of it in an entity definition is shown in code snippet 9.8.
Code snippet 9.8: Common data interface used throughout the modules designed
1 entity <entity name> i s
2 port (
3 . . .
4 −− Avalon−ST receiver i n t e r f a c e
5 signal rx_ready : out std _l o gi c ;
6 signal rx_data : in std_logic_vector (63 downto 0) ;
7 signal r x _ c t r l : in std_logic_vector (6 downto 0) ;
8
9 −− Avalon−ST transmitter i n t e r f a c e
10 signal tx_ready : in std _l o gi c ;
11 signal tx_data : out std_logic_vector (63 downto 0) ;
12 signal t x _ c t r l : out std_logic_vector (6 downto 0) ;
13 . . .
14 ) ;
15 end <entity name>;
For interconnecting the different modules, the intuitive idea would be to simply connect
the respective TX data signal (tx_data) to the RX data signal (rx_data) and to modify the
control signals on the fly with respect to the protocols as they are nested. Unfortunately,
due to the transmission of 8 bytes per clock cycle, this approach is not directly applicable
as the multiplicity of header bytes is not fixed to 8 but can be any value. Thus, the entire
interface is registered and shifted with respect to the corresponding header length and all
control signals have to be re-adjusted accordingly, too (see section 9.3.3). Nevertheless, to
minimise latency on the one hand side, and to reduce the number of internal FIFOs on
the other, the design aims at the streaming concept. Wherever possible, an incoming data
frame is treated on the fly and no buffering of the frame is done. The treatment includes
the evaluation of protocol headers on the RX side and the creation of the header on the TX
side. At header creation, explicit use of the ready signal of the interface is made to halt the
interface if necessary until the proper header data are created.
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It has to be remarked that the control signal avalon_st_rx_error of the Avalon-ST RX
interface of the XGMAC IP core actually is a vector of 6 bits granting detailed information
for different sources of errors. For the modules, the source of error is irrelevant and thus
this vector is reduced to a single bit by creating the logical OR of all bits which indicates if
any error occurred.
For the administration of auxiliary information and other module interactions, user de-
fined interfaces are introduced.
Figure 9.8 gives a general overview of the main firmware modules which will be introduced
in more detail in the following sections.
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Figure 9.8: Overview of the different main firmware modules designed, showing their in-
terconnectivity. The red and green flashes symbolise the Avalon-ST RX and TX interfaces
as described in section 9.3.1. The developed firmware serves to interface the ATCA base-
plane, being accessed via the XGMAC IP core provided by ALTERA®, on the right side
and the two Front FPGAs FPGA1 and FPGA2 on the left side. A custom recovery/discovery
interface is shown in yellow for the exchange of MAC and IP addresses between the ARP
module and the Ethernet module.
9.3.3 Ethernet Module
The Ethernet module is, in terms of data integrity, directly connected to the ALTERA® XG-
MAC IP core. It refers to the Data Link Layer of the OSI and separates IP from ARP packets
(on the RX side, and merges them on TX).
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Frame Reception
The Ethernet module receives Ethernet frames and first evaluates the destination MAC
address to be a broadcast or dedicated to the module. A second check is applied to the
2-byte protocol indication in the Ethernet header to forward the data part of the Ether-
net frame to either the IP module (x"0800") or the ARP module (x"0806"). The frame is
dropped (not forwarded to any module) if any of these checks fails.
Trailer Module
The purpose of the Trailer module as a submodule of the Ethernet module is to strip
off the 14 header bytes of the Ethernet frame and to create a new packet for subsequent
modules. They require this very packet to start at the data part of the Ethernet frame. Thus,
for consistency with the Avalon-ST interface, the data and control signals have to be re-
adjusted to have the first data byte matching a new start of frame for the subsequent mod-
ules.
As this approach is pursued in all further modules analysing (and stripping off) a respective
header (IP module, UDP module), a common Trailer module is dedicated to this task.
This module is instantiated with a generic header length that is set to 14 for the Ethernet
module, 20 for the IP module, and 8 for the UDP module respectively.
Another generic setting of the Trailer module is the number of output interfaces that
shall be generated. One multiplexing bit rx_mux for each output interface to be created is
instantiated in addition to the data interface. This ensures the proper propagation of the
interface selection to the RX interfaces: Upon the reception of a frame, the outer module of
the Trailer module sets rx_mux = '1' if the protocol indication matches the dedicated
interface. In accordance with the interface shift carried out by the Trailer module, the
rx_mux is propagated to a tx_mux used to properly multiplex the output interfaces. As
a consequence, if none of the protocol indications match, the output interfaces are then
simply zero which equals a drop of the received packet.
Frame Transmission
The Ethernet module receives IP frames from the IP module where the Ethernet header
has to be prefixed and frames from the ARP module where the Ethernet header is already
part of the received frame.
Thus, an Ethernet header module builds up the Ethernet header for incoming IP frames.
For the assertion of the proper MAC address to the incoming IP address, a recovery inter-
face is added to this module for the communication with the ARP table.
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The Interface merger, another common module used throughout the code, merges two
Avalon-ST interfaces to one by canalising the data frames making use of the ready-signal of
the interfaces: Once one interface is selected (the first interface has higher priority in case
of the two interfaces start frame transmission simultaneously), the other is blocked (and
halted) until the started frame is transmitted successfully. After that, the other interface
is released and the first interface is blocked respectively upon data transmission from the
second interface.
9.3.4 ARP Module
The Address Resolution Protocol (ARP) is to be supported by any networking device using
the Internet Protocol (IP). It makes the transition from the Data Link Layer to the Network
Layer. Its purpose is to find out the corresponding MAC address asserted to an IP address
in a network.
Three functionalities are implemented in the ARP module:
1. If any network device requests for the MAC address asserted to a given IP address, the
module responds to that device indicating its MAC address.
2. The pairs of MAC and IP addresses are stored internally in an ARP table.
3. When composing the Ethernet header by the Ethernet module, the associated MAC
address is requested by a custom recovery interface between these two modules. If
the requested MAC address cannot be found in the ARP table, ARP requests are being
sent by the ARP module and the received responses are eventually being evaluated.
As the application is restricted to an environment of Internet Protocol, version 4 (IPv4) over
Ethernet [126], only this combination is supported by the ARP module.
The data frame received by the ARP module is an ARP frame as given in table 9.4. For the
TX interface, for convenience and latency reduction, the full Ethernet packet containing
the ARP frame is assembled by the ARP module.
Frame Reception
Frame reception is organised by a state machine analysing the incoming data to be com-
pliant with the protocols supported: Hardware and protocol type as well as hardware and
protocol address lengths are checked for their respective required values (indicated in ta-
ble 9.4). Once the target protocol address matches the configuration of the module, the
state machine reaches its final storing state for one clock cycle to go back to idle in the next
one.
170
9.3 Implementation
Table 9.4: Structure of an ARP frame. As IPv4 over Ethernet is used, the length of hardware
(MAC) addresses is 6 bytes and of protocol (IP) addresses is 4.
Data content Length Value
Hardware type 2 bytes x"0001" for Ethernet
Protocol type 2 bytes x"0800" for IPv4
Hardware address length 1 byte x"06" for Ethernet
Protocol address length 1 byte x"04" for IPv4
Operation 2 bytes x"0001" for request, x"0002" for response
Sender hardware address 6 bytes
Sender protocol address 4 bytes
Target hardware address 6 bytes
Target protocol address 4 bytes
The data relevant for a possible response (MAC and IP addresses of the sender) are ex-
tracted from the incoming frame blindly during reception by an independent process. The
operation (request or response) is also evaluated independently of the receiving state ma-
chine.
If all frame checks pass and the operation was a request, then the blindly stored MAC and
IP addresses of the sender are stored in an ARP FIFO.
Independent of the operation, the pair of MAC and IP addresses is written to the ARP table
using its discovery interface.
Frame Transmission
The first type of frame to be transmitted by the ARP module are responses to ARP requests.
The second type are ARP requests that are required to be initiated if a MAC address cannot
be found in the ARP table of the module. A state machine with default state IDLE and
transmitting states ARP_response and ARP_request handles the frame transmission.
If a response to a previous ARP request has to be sent, it is indicated by the ARP FIFO not
being empty. Similarly, if a request is to be sent, then it is indicated by a flag coming from
the ARP table circuitry. On such indications, the state is changed to the respective one and
the ARP frame is composed and sent using the corresponding MAC and IP addresses as well
as the proper indication of the operation. After the frame transmission, the state machine
falls back to IDLE.
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ARP Table Handling
The ARP module incorporates an ARP table keeping track of the assertion of MAC and IP
addresses.
This table is organised as a generic depth and generic port size instance being accessed by
dedicated reading and writing interfaces.
A discovery interface is used to write new pairs of MAC and IP addresses to it. In addition
to the ports for MAC and IP addresses, a write enable bit flags the validity of the current
values. In case of valid input data, it is checked if the IP address is already known. In such a
case, the asserted MAC address entry is updated in the table. If the IP address is unknown,
a new entry of IP and MAC address is written to the table. In the event that all entries are
occupied, the least recent entry is overwritten.
The default value of four for the depth of the ARP table is sufficient for the purpose of this
design as only one or two counter sockets (computers) communicate with the core.
The recovery interface indicates the existence of an entry corresponding to a requested IP
address and provides the associated MAC address if available or, if unavailable, flags the
unavailability. Another state machine is put in place in order to initiate ARP requests in this
case regularly until a response it received adding the requested MAC address to the ARP
table or this process runs into a time-out. Both, the request cycle and the time-out length
are adjustable in milliseconds via generics and are set to 2 ms and 50 ms, respectively, by
default.
9.3.5 IP Module
The general behaviour of the IP module is comparable to the Ethernet module: The IP
header, given in table 9.5, is evaluated on reception and created on transmission and the
data part is forwarded to (or from) the concerned subsequent modules.
Only IPv4 and unfragmented frames are supported. That is sufficient for the application of
IPbus.
Frame Reception
For received frames, the IP header is analysed by a state machine: Header length, IP ver-
sion, unfragmentation and destination IP address have to match requirements not to be
dropped directly. Upon the protocol indicated in the header, the data load is forwarded
to the UDP module (see section 9.3.7) applying another instance of the Trailer module,
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Table 9.5: Structure of the IPv4 header
Data content Length Value (Signification)
Version field 4 bit x"4" (for IPv4)
Header Length 4 bit x"5" to x"F" (header length in 32 bit words)
TOS 8 bit Type of Service: indicates routing services such as
priority and path choice
Total Length 16 bit x"0005" to x"FFFF" (total number of bytes of the IP
packet)
Identification 16 bit individual packet number
Flags 3 bit handling fragmentation indication
Fragment Offset 13 bit numbering of fragmented IP datagrams
TTL 8 bit Time To Live: limiting the datagram life time to
avoid circling it in the network
Protocol 8 bit protocol used in the data part of the IP datagram
Header Checksum 16 bit checksum of the header
Source IP address 32 bit IPv4 address of the source
Destination IP address 32 bit IPv4 address of the destination
or, if the protocol is ICMP, the complete IP frame is forwarded to the ICMP module (see
section 9.3.6).
Upon reception of a UDP frame, the pair of IP address and UDP port is stored in a UDP/IP
table using a second instance of the generic ARP table (see section 9.3.4). This allows the
module to reassemble the IP header upon UDP frame reception from the UDP module.
Frame Transmission
In complete analogy to the Ethernet module, UDP frames are received from the UDP module,
where the IP header has to be assembled and ICMP frames, where the IP header is already
included. Thus, again an IP header module and the Interface merger are instanti-
ated.
IP Header Module
This module has two main purposes:
First of all, the IP header is being assembled. The indications for version field, header
length, type of service, flags, fragmentation, protocol and source IP address are static val-
ues. The total length is calculated from the length indication in the UDP header. The iden-
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tification is realised by a counter increased for each frame. The header checksum is calcu-
lated in parallel to the assembly of the header and the destination IP address is resolved by
recovering it from the UDP/IP table.
The second functionality implemented in the IP header module is the calculation of the
optional UDP checksum. This cannot yet be done in the UDP module as parts of the IP
header are involved in the UDP checksum calculation.
UDP Checksum
The UDP checksum is an optional 16 bit CRC value. It is calculated from the UDP data and
a ’Pseudo header’ consisting of the IP source and destination addresses, the length of the
UDP frame, the protocol ID (x"11"), and the actual UDP header.
To be able to calculate this CRC upon IP header creation without the need to receive and
temporarily store the entire UDP data frame, it is mandatory to have the CRC over the UDP
data pre-calculated. If the creation of the UDP checksum is enabled (by a generic in the IP
module and the UDP module), then already the UDP module calculates the CRC over the
data upon reception of a frame and provides the result in the UDP header field reserved for
the UDP checksum (see table 9.7). Upon frame reception, the IP header module evalu-
ates the pre-calculated UDP checksum field and the additional information is taken into
account for the CRC, updating the initial CRC indication field. If the creation of the UDP
checksum is disabled, then the field is set to zero as foreseen by the protocol.
9.3.6 ICMP Module
Internet Control Message Protocol (ICMP) is fully specified in [130]. For an end point, only
the echo request and echo reply is of interest.
The purpose of the ICMP module is to properly treat such ICMP echo requests, also known
as ’ping’.
The ICMP packet is embedded in an IP frame and is composed of the fields as indicated in
table 9.6.
For a response to an ICMP echo request, simply the type field is changed from 8 to 0 and
the CRC has to be adjusted. All other data of the ICMP echo request is to be repeated in the
ICMP echo response. For the IP header, only the destination and source addresses have to
be swapped, all other information remains unchanged.
To decouple the TX interface of the ICMP module from its RX interface, a FIFO is instanti-
ated to temporarily store one ICMP request. That prevents a dead-lock if the TX interface is
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Table 9.6: Structure of an ICMP packet
Data content Length Value (Signification)
Type 8 bit x"08" (for echo) or x"00" (for echo reply)
Code 8 bit x"00"
CRC 16 bit checksum of the ICMP packet
Identifier 16 bit individual packet number
Sequence number 16 bit another identifier
Data variable insignificant data part to rematch echo reply to echo
request
halted by a ready = '0' indication. If the dedicated FIFO is not empty, then the response
is created from the packet stored in it by modifying the relevant data.
9.3.7 UDP Module
The UDP module is responsible for the proper handling of the UDP header, given in ta-
ble 9.7, for both, RX and TX direction.
Table 9.7: Structure of the UDP header
Data content Length Value (Signification)
Source UDP port 16 bit UDP port of the source
Destination UDP port 16 bit UDP port of the destination
Total Length 16 bit x"0008" to x"FFFF" (total number of bytes of the
UDP packet
Checksum 16 bit checksum of ’Pseudo header’ and data
Additionally, the UDP module makes a transition from the clock domain used for the inter-
nal Avalon-ST interface to the respective clock domains for the interfaces of the two exter-
nal Front FPGAs.
The Front FPGA interface only consists of the data word and the valid control of the Avalon
ST interface. Thus it is required to exchange a length indication for frame recognition be-
tween the Front FPGAs and the UDP module. This length indication, defined as the number
of 32-bit words being transferred by a frame, is contained in an intermediate header intro-
duced between the two communicating end points.
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Frame Reception
When receiving a frame from the IP module, the UDP module checks the UDP destination
port to be consistent with the convention introduced for addressing both Front FPGAs. This
convention is defined by generics and chosen to be x"0001" for Front FPGA 1 and x"0002"
for Front FPGA 2. If the destination port does not match the definition for any Front FPGA,
then the frame is dropped.
The UDP source port of an incoming frame (not being dropped) is stored in a UDP port
FIFO for later use.
The UDP module also creates the intermediate header for the Front FPGA by converting the
UDP header length indication from a 1-byte word count to a 4-byte word count.
To prevent the Avalon ST interface on the RX side to run into a permanent blocking status by
propagating a rx_ready = '0' from the Front FPGA interface to it, an additional override
logic is implemented: A timer is started once the Front FPGA gets busy (rx_ready = '0')
during frame reception. If this timer runs into a timeout (being configured via generics and
set to 50 ms by default), the current reception is flushed (resulting in dropping the packet)
and the interface is released.
Frame Transmission
Given the sureness of the respective Front FPGA addressed during reception to provoke a
response, the stored former UDP source port is read on transmission from the UDP port
FIFO and used as UDP destination port for transmission. The length indication required
for the UDP header is derived from the intermediate header by shifting the value indicated
two times to convert from the 4-byte word count to the 1-byte word count.
RX FIFO Module
To decouple internal and external clock domains, one FIFO for each Front FPGA and each
interface direction is introduced. The sizes of the FIFOs are chosen to store one data frame.
In order to facilitate the handling of FIFOs within the code, a RX FIFO module is designed.
This module incorporates a FIFO dedicated to the storage of one frame compliant with the
Avalon-ST interface and holds a maximum of 256 data words (2048 bytes). The current
application has not created the need of Jumbo frames which guarantees the compatibility
to the chosen value of 2048 bytes. If Jumbo frames are to be supported by the core in the
future, this value can easily be adjusted.
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The purpose of the module is to administrate the FIFO, including all control signals for
data writing and reading and to provide access to the FIFO indirectly via the commonly
used Avalon-ST interface.
Three generics manage the behaviour of the FIFO: If lock_FIFO is enabled, then the FIFO
is locked to not receive packets any more until the FIFO is empty again by setting the
rx_ready to zero. This guarantees frame integrity, but introduces some latency in the case
of fast subsequently entering packets.
The generic lock_FIFO_out steers the reading of the FIFO. If it is enabled, then reading is
only possible after having received a given number of words on the writing interface. The
value of 3 has shown good performance. This is not required if reading and writing happen
in the same clock domain, but it is crucial for clock domain crossing when the reading data
flow must not be interrupted as the Avalon-ST interface has not foreseen any control flag
for this purpose. Technically this might happen if the first word is stored in the FIFO and
is being read, but in the next (reading) cycle, the new word is not yet available at the out-
put. The so created gap manifests in a halt (or freeze) of the Avalon-ST interface for one (or
more) clock cycles which does not interrupt the data transmission, but creates 8 (or multi-
ple of 8) ghost bytes in the transferred data packet and the frame becomes corrupted.
During performance test, this effect of ghost bytes at the second transmitting clock cycle
has been observed and thus motivated the introduction of the corresponding generic.
The handling of the FIFO locking is realised by a state machine with states IDLE, WRITE and
LOCK.
The last generic, dual_clk specifies if the FIFO is to be instantiated as dual-clock-domain
FIFO or an ordinary single clock domain FIFO.
FPGA RX FIFO Module
The FPGA RX FIFO module serves four purposes:
1. Dismantling the custom header of the (IPbus) data received from the Front FPGA,
2. decoupling the clock domains of the RX interface of a Front FPGA and the internal
Avalon-ST interface,
3. calculating the 16-bit checksum of the data received from the Front FPGA,
4. assembling the UDP header (involving the checksum over the data) for the packet.
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For the first task, the Trailer module is applied to cut off the first four data bytes of the
incoming packet.
The second task is achieved by implementing an instance of the RX FIFO module in dual
clock domain mode.
The checksum over data is calculated in parallel to filling the FIFO.
Once the packet is entirely received from the Front FPGA, the checksum calculation is fin-
ished and the UDP header is constructed, taking into account the length indication from
the custom header and the UDP source and destination ports indicated by the UDP module.
As mentioned in section 9.3.5, the UDP checksum field is not yet the proper value accord-
ing to the protocol definition. This field is temporarily abused to transmit the checksum
over the data to the IP module finally calculating the actual UDP header checksum.
The assertion of the destination UDP port is done by the means of the UDP port FIFO. Al-
though the data flow of IPbus does not dictate a response to each request, the firmware of
the Front FPGA assures to do so chronologically. Exploiting this procedure, the UDP module
captures the UDP source port of incoming frames and forwards them to the FPGA RX FIFO
module which pushes them to the UDP port FIFO. Upon the reception of the response of
the Front FPGA to the IPbus request, the FIFO is read and the corresponding UDP destina-
tion port is found to be inserted into the UDP header.
9.3.8 IPbus
For completeness, this section briefly lays out the IPbus protocol although it is not part
of the firmware developed. It is implemented in the Front FPGA firmware and gives the
motivation for the firmware part of this thesis.
IPbus, as specified in version 2 in [110], is the actual protocol applied handling data transfer
from the Front FPGAs to the user computer. Its general purpose is to control hardware
devices, designed to transfer 32-bit words and using 32-bit word addressing, establishing a
typical bidirectional client-target-communication-scheme.
An IPbus packet is started with an IPbus Packet Header of 32 bits, followed by one or
more IPbus transactions. Each IPbus transaction itself is indicated by an IPbus Transac-
tion Header with a length of 32 bit.
Given the maximum length of an Ethernet packet of 1500 bytes, a maximum of 368 32-bit
words may be transferred by one IPbus packet. Longer packets are supposed to be split into
several Ethernet packets.
In general, four different kinds of transactions are defined in the IPbus protocol:
1. Read transactions,
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2. write transactions,
3. status request, and
4. re-send requests.
In the read-case, the target replies with the data corresponding to the requested addresses.
Similarly, on write transactions, the data sent is stored in the registers corresponding to the
transmitted address and a write confirmation is replied.
The status request will cause the target to report on traffic history.
The re-send request has two possible reply scenarios: If the data requested to be re-sent is
still available in the target, then the response is made up of this data. In the other case, no
reply is sent.
Figure 9.9 illustrates a possible data transmission between client and target with a packet
loss and packet recovery.
9.3.9 Reset Module
For the case of possible failure of any of the firmware components, a Reset module pre-
cedes the other firmware modules.
The purpose of the Reset module is to watch out for any reset requests sent via the XGbE
interface and to reset the post-processing firmware. In response to a reset request, a con-
firmation response is generated. By such a module, a remote reset of the firmware is possi-
ble.
To keep consistency with the protocol implementation of the post-processing firmware,
the module watches out for a specific IPbus packet being transferred via UDP/IP. An IP-
bus write transaction on BASE_ADDRESS = x"0000_0001" with WRITE_SIZE = 1 is inter-
preted as a reset request.
The module is configured with the MAC and IP addresses being asserted by the embedding
module. Additionally, the UDP port is a custom generic parameter of the module and is
chosen to be port 5 by default.
Further parameters are the width and duration of the generated reset signal as well as the
transaction base address of the IPbus that is interpreted as a reset request.
Although currently only one reset signal is used to reset the entire lower level firmware,
for easy later customisation, it is already foreseen to widen the application of this module.
For example, a well specified reset of individual firmware modules, or even of a dedicated
external reset from the Back FPGA to the Front FPGAs could be easily realised by asserting
different IPbus transaction base addresses to these resets.
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Figure 9.9: The packet transmission using IPbus is exemplarily illustrated: A lost response
by the target can be recovered exploiting the re-send request of the IPbus protocol if the
data requested is still available at the target [110].
9.4 Firmware Simulation
Firmware development tools provide means for the simulation at different levels of design
integration. The simulation is carried out at synthesis level only to verify the functional
model of the firmware. It has been tested before moving on to implementation and tests in
hardware.
For the functional simulation, different test benches dedicated for specific modules have
been developed where applicable. This allows the intensive testing of the behaviour of
modules independently of each other and helps spotting malfunction or unexpected be-
haviour at the earliest level possible.
Additionally, an overall test-bench is put in place to test the interplay of the full design.
Therefore, this test-bench simulates frame transmission of the XGMAC as well as the frame
180
9.5 Firmware Verification
reception and expected response of the two Front FPGAs. The overall test-bench also in-
cludes transmission interruptions and faulty or unexpected behaviour of these two end
points.
A set of dedicated simulation modules (file_reader_hex and file_writer_hex) sup-
ports reading data packets directly from ASCII-files to feed them to the respective RX inter-
face and vice versa.
9.5 Firmware Veriﬁcation
In order to counter check and proof the functionality of the firmware developed, in addition
to functional model simulation, on-chip signal verification is exploited.
In-chip signal monitoring tests the proper firmware functionality in the dedicated working
environment, taking into account clock effects (jitter, clock domain crossing) and the inter-
play with peripheral hardware interfaces in the final target FPGA. Such influences cannot
be simulated at synthesis level and must thus be evaluated in the target device.
After having passed the synthesis step of implementation, firmware development suits pro-
vide tools for in-chip signal monitoring purposes. With the aid of these tools, test instances
can be implemented in addition to the actual target firmware to monitor sequences of sig-
nals chosen over a specified time (typically over 128, 256, 512 or etc. clock cycles). Then,
after re-running the synthesis and implementation over the combined target and monitor-
ing firmware, a design is available that can be brought onto the target FPGA which allows
real-time monitoring of the internal signals specified.
In analogy to the chosen modularity of the target firmware, module-specific monitoring
instances are created. These instances usually include the RX and TX interfaces as well as
important internal signals, e.g. of state machines, status signals, or signals used for check-
sum calculations. Figure 9.10 exemplarily shows the propagation of a packet through the
ICMP module.
9.5.1 Basic Functionality Tests
For testing, the ABBA board was plugged into the ATCA crate available at LAPP. The test
setup is shown in figure 9.11. The input data for the board was generated by an external
card (not the LTDB) creating random data with a periodical trigger.
By the means of hardware verification, the following essential functionalities were tested at
the test setup:
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Figure 9.10: In-chip signal monitoring (here with SignalTap) is an effective method to ver-
ify the proper functionality of firmware in the target FPGA. This picture shows the propa-
gation of an ICMP packet in the ICMP module. As described, data transmission is halted
on ICMP_out_ready = '0' (from recorded clock cycle 14 to 18 in this example) and con-
tinued afterwards. In-chip signal monitoring instances for practically all modules are part
of the firmware developed.
1. Locking of the internal clock circuitry: From an external programmable oscillator, a
156.25 MHz reference clock is created for the transceivers.
2. Locking of the transceivers: For each of the three XAUI interfaces (one to the back-
plane, and one for each Front FPGA), the synchronisation of the four RX and TX lanes
was checked to verify that the data link is up.
3. Functionality of the reset button: The board is equipped with a button for manual
reset. The proper reset of the transceivers and the connected modules was verified.
Once these basic tests were passed successfully, the actual purpose of the firmware devel-
oped could be tested with the aid of auxiliary software testing tools (being briefly intro-
duced in the next section) whilst observing the in-chip behaviour of the dedicated mod-
ules.
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Figure 9.11: This picture shows the ATCA crate at LAPP. The crate is populated with an
ABBA board in slot 6 and a switch in slot 7. The computer as a second end point of data
transmission is not depicted. It is connected to the switch via the Ethernet cable (lower
grey cable in the picture).
The cards in the remaining slots (2, 8 and 14) are test boards not interfering with the main
readout.
9.5.2 Auxiliary Testing Tools
For testing the proper data transfer between the backplane and the Front FPGAs, dedicated
test software has been exploited to establish data communication. For in-depth monitor-
ing of the packets sent and received at the computer side, Wireshark [131] has been used.
1. ARP and ICMP: The functionality of ARP and ICMP has been verified by the means
of the ’ping’ command effected from the test computer. The ’ping’ command was
executed in a 48-hour test and no packet losses were observed.
2. IPbus functional test: As an on-demand test, the programme ’test_readout’ sends one
IPbus request to the Front FPGA addressed and evaluates the response received.
3. IPbus performance test: The programme ’perf_readout’ constantly requests the Front
FPGA addressed if there is some data available. Eventually, data is then read initiating
further data transmissions.
183
9 Ten Gigabit Ethernet UDP stack
9.5.3 Test Results
As a side effect, with the help of the programme ’test_readout’ in combination with Wire-
shark, the delay between requests and responses could be estimated on the computer side
to be in the order of 20µs.
The internal latency once a packet arrives in the hardware is much less. By the means of in-
chip monitoring, the internal latency could be evaluated to be between 104 and 112 clock
cycles only, depending on the IPbus packet type. This translates to a latency of 665.6 ns to
716.8 ns, given the cycle length of 6.4 ns. The latency referenced here is the time between
the reception of the start of frame in the Ethernet module and the transmission of the
start of frame in the Ethernet module of the corresponding response. This latency
thus does not include the time of the packets propagating through the XGMAC IP core nor
the FIFOs connected to it.
Two instances of the programme ’perf_readout’, one addressing each Front FPGA, were
started in addition to a steady ’ping’ request and being run in a 60-hour test. No packet
losses were observed during this test.
By the programme ’perf_readout’, also the data rate achieved by the XGbE interface could
be measured. Data rates depend on the load of the IPbus data and increase with a bet-
ter payload to overhead fraction: For the least packet size of one IPbus word (4 bytes),
only 0.4 Gbit/s are achieved. At maximum payload (255 IPbus words), the rate increases
to 3.4 Gbit/s.
The bottleneck of data transmission was the computer were the tests were carried out. Dur-
ing the test, the CPU load was at 100 % caused by the process responsible for IPbus trans-
action. The maximum bandwidth of data transmission was tested before to be 8 Gbit/s for
point-to-point backplane transmission and to be 6 Gbit/s when looping traffic through the
ATCA switch.
9.5.4 Performance at EMF at CERN
After intensive testing at LAPP, the ABBA board and firmware were taken to CERN for test-
ing in the foreseen locations. At EMF, the same ATCA crate as at LAPP is available. Ad-
ditionally, here the setup allowed the connection of the actual LTDB via a 70 m fibre ca-
ble, being situated in a demonstrator FEC equipped with modified FEBs and the adequate
backplane.
The setup at EMF is equal to the foreseen setup in the ATLAS detector with its correspond-
ing readout chain. It allows the testing in a free-access area without any precautions for
radiation protection.
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The actual target site is USA15, the underground cavern near the ATLAS detector. Access
to USA15 is more complicated as it is a radiation protected area and user access has to be
granted. The setup, nevertheless, is the same as at EMF and is depicted in figure 9.12. Of
course, the data delivered by the LTDB to the ABBA board are real detector data whereas at
EMF injector boards simulate detector signals.
Figure 9.12: This picture shows the setup in the underground cavern USA15. An ATCA
crate is populated with two ABBA boards and a switch. Both ABBA boards are interfaced
via the programming devices (grey boxes with ribbon cables) which are remotely accessi-
ble. The turquoise cables make the link to the LTDBs located on the ATLAS detector.
For those tests, the assigned MAC and IP addresses had to be adjusted in the firmware. All
tests carried out at LAPP have been repeated at EMF and later on in USA15 successfully.
With the help of the properly operating ABBA board firmware, also the LTDB could be ex-
amined. Especially the grouping of Analog-Digital Converters (ADCs) in the respective fi-
bres was verified, as well as the proper operation of the ADCs by injecting specific bit pat-
terns. As a progressive step also the digitisation of the pulse shape in the LTDB could be
analysed with the help of the EMF injector board. Figure 9.13 shows a preliminary result
of such pulse shapes. The pedestal values are well around 1000 ADC counts and digital
saturation occurs at 4095 ADC counts. A very preliminary scan of pedestal values over all
available Super Cells in all four layers is shown in figure 9.14.
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Figure 9.13: Measured pulse shapes of the demonstrator, generated with the EMF injector
board and read out via the ABBA board [132]. These plots are the preliminary result of
several measurements with different phase shifts to generate samples of the pulse in a
finer grid than the actual sampling of 1 BC.
(a) LTDB by BNL (b) LTDB by Saclay, LAL
Figure 9.14: Measured pedestal values of the LTDBs6 of the demonstrator, generated with
the EMF injector board and read out via the ABBA board. A preliminary scan of both
LTDB-types is shown [132].
6BNL (Brookhaven National Laboratory) and LAL (Laboratione de l’Accélérateur Linéaire) are two institutes
enrolled in the design of the LTDBs.
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In summary, a functional XGbE UDP stack has been developed in VHDL. The presented de-
sign is fully modularised and uses the same interface for internal and external data transfer.
In addition to the bare transport layer exploiting UDP, the supporting protocols ICMP and
ARP are implemented.
The design was brought to full functionality under constant evaluation in a test setup at
LAPP. The final design was verified at the CERN test facility EMF and at its target working
environment in USA15, the ATLAS service hall.
For the tests at CERN, the entire readout chain of the Phase-0 Upgrade was installed, with
the firmware developed being a mediator component in the middle of the chain for the
readout of monitoring data. Together with all other components developed for the demon-
strator including the new front end electronics (FEC base-plane, LSBs and LTDB) and the
new back end electronics (ATCA crate with ABBA board as LDPS demonstrator, readout
software) during the Phase-0 Upgrade, the feasibility of this project could be shown.
Firmware implementation is a field of continuous development. The modularity of the
design allows easy modification and leaves room for further optimisation.
The functionality of the design presented does, for example, not cover the dynamic acqui-
sition of an IP address as it is typically supported by nowadays networking devices. This
functionality is covered by Dynamic Host Configuration Protocol (DHCP). Given that the
application of the firmware developed is in a pre-defined environment (from the view of IP
and MAC address assertion), this feature is not mandatory. Of course, a future implemen-
tation of DHCP as part of the firmware would increase its flexibility.
For the Phase-I Upgrade, scheduled for 2018/2019, there are still many hardware compo-
nents to be developed and precised. Even if the final design of the LDPS will differ from the
demonstrator ABBA board, the firmware, nevertheless, will not require intensive reworking
and is easily adoptable to other FPGAs which are planned to be used for the final LDPS.
With the successful installation of the demonstrator system during the Phase-0 Upgrade of
which the XGbE firmware developed is part of, the foundations for the Phase-I Upgrade are
laid.
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Great effort is required to run experimental facilities like the ATLAS detector at LHC to carry
out precision measurements in the field of high energy particle physics. With the upgrade
programme of the LHC scheduled until the years 2022 and beyond, the operation of such
an experiment always demands for new ideas and concepts. With the goal of improving
the triggers in ATLAS for low momentum single particles, a higher spatial granularity in-
formation will be provided to the Level-1 trigger at the Phase-I Upgrade. This is achieved
by re-clustering the individual detector cells from currently coarse Trigger Towers to finer
segmented Super Cells and their digitised readout for the Level-1 trigger.
This work especially addresses the upgrade of the readout electronics of the Liquid Argon
(LAr) calorimeter of the ATLAS detector. In the first part of this work special attention
is given to the energy reconstruction for the Level-1 trigger. ATLAS Readout Electronics
Upgrade Simulation (AREUS), a stand-alone detector simulation framework, has been de-
signed to study the performance of various filter algorithms for energy reconstruction and
to evaluate their impact on the trigger and readout chain of the detector. The modular de-
sign of AREUS reproduces the different components of the detector readout system includ-
ing the conversion of detector signals from the analogue to the digital domain. Digital data
processing within AREUS emulates the processing with actual hardware and hence uses a
configurable fixed point number system. This allows a simulation of those filter algorithms
without the need of an actual, time- and cost-intensive implementation in hardware. The
design pattern chosen for AREUS makes it a flexible tool that can easily be reconfigured and
extended. An outstanding advantage of AREUS over the ATLAS-specific software frame-
work ATHENA is its continuous operation principle. This allows the study of complex filter
algorithms, especially of those without finite response, and to simulate their behaviour over
a long period of time.
Various filter algorithms have been studied with the help of AREUS for different scenarios.
The currently applied Optimal Filter (OF) has been used as a baseline for the design of new
filter algorithms. Several possible approaches extending the OF by a mechanism to iden-
tify the proper bunch crossing of an energy deposition have been tested. Although some
of these approaches showed good performance most of them require a lot of hardware re-
sources for a possible implementation in FPGAs. Only the extension by a maximum finder
was found to be reasonably suitable taking into account its performance in relation to its
feasibility in hardware.
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To overcome the issue of properly identifying the bunch crossing of an energy deposition in
an environment of high pileup or signal overlap as expected for the operation of the detec-
tor after the upgrade, the Wiener Filter with Forward Correction (WFFC) as a more sophis-
ticated filter algorithm has been brought forward. The WFFC as an extended Wiener Filter
was found to reach performance parameters equal to the OFMax. Still, no clear preference is
pointed out as both filter approaches have their respective advantages and disadvantages
that apply for specific circumstances. Nevertheless, from the perspective of preferring a
reliable feature for the bunch crossing identification the WFFC is recommended. Studies
of the impact of the energy reconstruction performance of the different filter algorithms on
trigger variables such as Rη and f3 remain a subject of future analyses with AREUS.
In the second part of this work a direct contribution to the hardware components for the
acquisition of the Super Cell trigger data designed for the Phase-0 Upgrade was made.
A functional, generic, low-latency 10 Gigabit Ethernet UDP stack has been developed in
VHDL for the demonstrator setup for the Phase-I Upgrade. The internal latency from re-
ception to transmission of the corresponding response was evaluated to be between 104
and 112 clock cycles (or 665.6 ns to 716.8 ns respectively). Also here, a modular design is
presented using the same interface for internal and external data transfer. The firmware
developed comprises modules for the data transmission (Ethernet, IP, and UDP) and mod-
ules for auxiliary protocols (ARP and ICMP). The final design was verified and tested on
its target device, an ALTERA® Stratix-IV FPGA, sitting on the ABBA board, a prototype of
the future readout cards for the upgrade. The functionality of the firmware as part of the
demonstrator setup has been tested successfully at the CERN test facility EMF and at its
target working environment in USA15. It is a central part for the readout of monitoring
data. First measurements of pulse shapes from the new electronic components could be
done thanks to the firmware developed.
Extensions of the firmware functionality can easily be done. A possible improvement of the
firmware would consist in a module properly handling DHCP, a protocol for the dynamic
assertion of IP addresses. Currently this assertion is done statically at firmware genera-
tion time. Until the realisation of the Phase-I Upgrade, scheduled for 2018/2019, still many
hardware components for the readout electronics of the LAr calorimeter will be developed.
Due to its generic and modular design the firmware developed will not require much work
to adopt it to possibly other target FPGAs applied in future readout components.
The two aspects, the first of a detector simulation framework for the study of filter algo-
rithms, and the second of a dedicated firmware development for the readout of detector
data, presented in this work are important contributions towards the full functionality of
the Super Cell trigger readout of the ATLAS LAr calorimeter.
An improved low transverse-momentum trigger for photons, electrons, tau leptons and
jets will allow physics measurements at the electroweak to TeV energy scale in the higher
luminosity LHC phase until the projected end of the ATLAS physics programme beyond
2030.
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A.1 Objective
In order to investigate a possible hardware implementation of various filter algorithms as
presented in the previous chapters of this work, the ALTERA® Stratix-IV Digital Signal Pro-
cessor (DSP) structures were studied. The aim was to implement a simple but still flexible
and achieving processing unit in a Field Programmable Gate Array (FPGA) design for mas-
sive parallelism with maximum throughput and performance. The very spot was to keep
the processing unit flexible in the way that different filter algorithms can be implemented
not by reprogramming the full (or partial) device but by modifying the processing com-
mands during run time via an interface.
The task was performed at Laboratoire d’Annecy-le-Vieux de Physique des Particules (LAPP),
where expertise in ALTERA® FPGAs exists. Thus, an ALTERA® Stratrix-IV was chosen as
primary target device. Nevertheless, the goal was to keep the processing unit as generic as
possible to also allow easy porting to other high level FPGAs of other brands.
A.2 Baseline Investigations
A.2.1 Digital Signal Processing Units
A Digital Signal Processor unit, or simply DSP, is the actual processing unit in an FPGA
whereas other components are look-up tables (LUTs), First In - First Out (FIFOs), Random-
Access Memory (RAM), etc. DSPs are optimised to run the most required and basic op-
erations like addition, subtraction and multiplication in a very efficient way consuming a
minimum of clock cycles. Thus it is first needed to analyse the available hardware resources
in terms of capabilities and features.
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A Xilinx® DSP [133] is a structure containing a multiplier and can be configured with sub-
sequent adder, subtracter or a logic function as depicted in figure A.1.
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Figure A.1: A Xilinx® DSP [133]. Exemplarily a Virtex-5 device is shown for reference.
An ALTERA® DSP [134] shows a more complex structure as several multiply-adder units are
implemented in a single DSP unit. It is organised in two so-called half-DSP blocks. The
following page shows page 9 of the respective ALTERA® data sheet, giving an overview of
the DSP structure.
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The second stage adder of the DSP block limits the independence of the data inputs, so
most effectively the multiply-adder configuration
P = A×B +C ×D (A.1)
can be implemented with bit widths of 18×36+18×36 respectively.
The ALTERA® data sheet is rather ambiguous in the indication of the actual bit widths of
operands and available DSP blocks. Equation A.1 with the respective bit widths was ob-
tained successively from implementing the basic multiplication operation P = A×B and
varying the bit widths of both operands: starting from 9×9, 9×18, 18×18 and finally 18×36
checking each time the resource utilisation of available DSP cells.
In accordance with the DSP design guide, implementing 18× 36 double multiply-adders
seems the most resource economising way: one half-DSP block is used in the configuration
as depicted in figure A.2. In an 18×18 multiply-adder, half a half-DSP block is not used, but
due to the second stage adder unit, it cannot be used for any other purpose.
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Figure A.2: Simplified structure of an ALTERA® half-DSP Two wide multipliers are routed
to a common adder stage.
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In order to bring flexibility to the hardwired DSP, one can derive basic operations that can
be carried out by the structure of equation equation A.1. Given an input value v , an input
coefficient c, and taking into account the possibility to loop over the module re-using the
result t of the previous calculation of the DSP, the operation to be carried out by a Stan-
dardised Processing Unit (SPU) can be defined via a command.
Table A.1 summarises the implemented calculation and indicates the mapping of v , c and
t to the half-DSP inputs A, B , C and D for the different commands. This mapping aims at
a minimum possible selections for each half-DSP input to reduce the number of required
multiplexers. E.g. v is hardwired to input A for all cases and input C only varies between
+1 and -1.
command code operation: tnew = ... A B C D
idle x"00" no new valid input, but keep on calculating v 0 0 0
add x"01" v + c v 1« 1 c
sub x"02" v − c v 1« -1 c
mul x"03" v · c v c 1 0
addt x"04" v + tpr ev v 1« 1 t
subt x"05" v − tpr ev v 1« -1 t
subv x"06" tpr ev − v v -1« 1 t
mult x"07" v · tpr ev v t 1 0
mac x"08" v · c+ tpr ev v c 1 t
msu x"09" v · c− tpr ev v c -1 t
mtac x"0a" v · tpr ev + c v t 1 c
mtsu x"0b" v · tpr ev − c v t -1 c
pause x"fe" halt current calculation(s) (without reset) v 0 0 0
reset x"ff" reset v 0 0 0
Table A.1: Implemented operations in a SPU.
The half-DSP has a native latency of 3 clock cycles. To ensure high frequency performance
of the SPU another register is introduced in the loop-back path, which leads to a minimum
overall cycle of 4 clocks of the unit.
In its standalone functionality, frequencies up to 470 MHz were achieved. To match this
internal frequency to the (slower) frequency of arriving input data (v), the parameter depth
(a natural value of at least 3) allows to lengthen the overall cycle by adding a corresponding
number of shift registers. Nevertheless, the direct SPU output SPU_result remains the
very direct output of the half-DSP unit in order not to introduce an artificial latency when
not required. Figure A.3 illustrates the schematic implementation of a SPU.
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Figure A.3: Simplified structure of a SPU. The main component is the ALTERA® half-DSP.
A multiplexer asserts the input ports according to the command.
A.3.1 SPU Entity Deﬁnition
The interface of a SPU is shown in code snippet A.1. The generics and ports are explained
in the subsequent sections.
Code snippet A.1: Entity definition of a SPU.
1 ENTITY SPU IS
2 generic
3 (
4 −− LSB of the SPU_coeff (and SPU_result ) (LSB of SPU_value = 0)
5 LSB : natural := 8 ;
6 −− cycle s i z e of inputs to prev_result ( at l e a s t 4) for i n t e r l a c i n g
7 depth : natural := 8 ;
8 −− native latency of the used DSP c e l l
9 DSP_depth : p o s i t i v e := 3 ;
10 −− width of SPU command vector ( only 8 i s supported up to now − could even be 6 only )
11 CMD_width : natural := 8
12 ) ;
13 PORT
14 (
15 −− global design f u n c t i o n a l i t y
16 clk : in std _l o gi c := ’ 0 ’ ;
17 −− a c t u a l l y : SPU_reset does not r e a l l y make sense here
18 SPU_reset : in std _l o gi c := ’ 0 ’ ;
19 −− ports for SPU f u n c t i o n a l i t y
20 SPU_command : in std_logic_vector ( cmd_width−1 downto 0) := ( others => ’ 0 ’ ) ;
21 SPU_value : in std_logic_vector (17 downto 0) := ( others => ’ 0 ’ ) ;
22 −− the b i t s LSB−1 downto 0 of SPU_coeff (and SPU_result ) are interpreted as f i c t i v e d i g i t s
23 SPU_coeff : in std_logic_vector (35 downto 0) := ( others => ’ 0 ’ ) ;
24 −− a c t u a l l y t h i s interpretat ion could be changed
25 −− overflow detection i s not yet included !
26 SPU_result : out std_logic_vector (35 downto 0)
27 ) ;
28 END SPU;
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A.3.2 SPU Generics
The following generic definitions are used to configure the SPU:
• LSB:
A 18×36 bit multiplier is implemented. The higher bit width serves for high precision
calculations. Here the idea is to define the bit which represents the numerical value
of 1. The default value for LSB is 8, so an input value of b"0...001" represents the
value of 2−8 and not 1.
The LSB only applies to SPU_coeff and SPU_result - not to SPU_value.
• depth:
The parameter depth is used to set the cycle length for looping operations. It takes
DSP_depth cycles for the calculation to propagate in the actual DSPs. A further reg-
ister is spent on the input multiplexer, so the minimal cycle length (the amount of
clock cycles one has to wait for re-using a previous result in the next calculation)
of 4 clock is given.
If a value greater than 4 is chosen, further internal registers from the DSP output
to the input multiplexer are automatically generated to create the delayed previous
result. The DSP output, nevertheless, is directly connected to the SPU output result
in order not to introduce any artificial latency here.
• DSP_depth
This value is the intrinsic DSP latency given by the data sheet indication (this may
vary from FPGA to FPGA and from setting to setting). Depending on DSP_depth the
DSP enable bit (DSP_en) is held at '1' for a calculation for this number of clock cy-
cles using a shift register. Zeros are shifted in to stop the DSP activity if no further
calculation is started to deactivate it.
• CMD_width
This is the bit width of the implemented commands that are recognised by the SPU.
Currently a CMD_width of 8 is implemented. Up to now this is hard-coded in the
command-to-code transition part, so a change here requires further source coding.
Currently, 6 bit would be sufficient.
A.3.3 SPU Ports
The SPU is composed of the following ports:
• clk
Clock input which drives the DSP and the corresponding SPU logic.
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• SPU_reset
Reset bit - foreseen to reset the unit. As the SPU_command reset (x"ff") is currently
implemented, the SPU_reset has no functionality.
• SPU_command
The command input port of the SPU (refer to table A.1 for valid values).
• SPU_value
18-bit input port for the first calculation parameter ’value’.
• SPU_coeff
36-bit input port for the second calculation parameter ’coefficient’. Here the LSB ap-
plies.
• SPU_result
36-bit output port of the calculation result. Here, also the LSB applies.
The interpretation could, of course, be changed. Overflow detection has not yet been
included.
A.3.4 SPU Internals
The main processing unit of the SPU is a DSP. It is generated using the ALTERA® Project
Wizzard implementing the ’High-Precision Multiplier Adder Configuration’. In the code it
appears as given in code snippet A.2:
Code snippet A.2: Entity definition of a DSP
1 dsp : mult_add
2 port map(
3 clock0 => clk ,
4 dataa_0 => spu_a(17 downto 0) ,
5 datab_0 => spu_b(35 downto 0) ,
6 dataa_1 => spu_c (17 downto 0) ,
7 datab_1 => spu_d(35 downto 0) ,
8 ena0 => dsp_en ,
9 r e s u l t => spu_temp_result
10 ) ;
The output spu_temp_result is directly connected to SPU_result. The transition from
spu_temp_result to spu_prev_result (to be re-used in the next loop) is made depend-
ing on depth in two options: gen_no_fifo only generates 1 stage of FIFO in the loop and
gen_fifo generates a deeper FIFO.
A code block make_spu_inputs steers the multiplexer and maps the SPU inputs SPU_value,
SPU_coeff and SPU_prev_result to the DSP inputs spu_a to spu_d.
A process en_SPU handles the proper setting of dsp_en based on a DSP_depth-deep shift
register.
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A.4 Standardised Processing Unit Controller
(SPUC)
A higher level structure was intended that combines a group of SPUs with the possibility
of also looping output data from one SPU to another SPU’s input whilst each SPU can also
take external data for input (values and coefficients).
A Standardised Processing Unit Controller (SPUC), shown in figure A.4, is designed to set
the SPU_command and if required the other inputs of each SPU to allow a continuous data
processing.
A RAM-based design is chosen: A first RAM holds possible coefficients that are predefined
at compile time or that can be loaded during run time. In the same manner a second RAM
holds possible data values (that might be written to it from an external module at any time).
A third RAM steers the data assertion.
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Figure A.4: Simplified structure of a SPUC. It comprises several SPUs with dedicated mul-
tiplexers for the setting of their input values v (blue) and c (green) and the command
(cmd). Two RAMs serve as data buffer for new input values. The entire architecture is
steered by a dedicated RAM holding SPUC command lines.
Each SPU is intended to have access to the (same) RAM, both for value and coefficient
data. At each clock cycle only one data word can be read from RAM. One can select which
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ports to map to the SPU_value and SPU_coeff port for each SPU: either the respective
RAM data word or any of the other SPU’s output. This is controlled by multiplexers (blue
for SPU_value and green for SPU_coeff in figure A.4) which introduces the two selectors
v_sel and c_sel.
A full SPUC command line is thus made up of (refer to section A.4.4 for details):
• one continue bit
• one address of the RAM of coefficients
• one address of the RAM of values
• n SPU commands
• n SPU value selectors
• n SPU coefficient selectors
The continue bit has the following purpose: The SPUC reads a full command line. This bit
is then the indication if a consecutive command is to be processed. That allows the SPUC
to have a sequence of command lines in this sort of higher level RAM.
The only input of the SPUC is thus an address of this higher level RAM: The SPUC auto-
matically processes the command line indicated by this address and reads the consecutive
address with the next command if the continue bit is set in the previous command line.
When a RAM entry is reached with continue bit = '0', the process is finished and a new
higher level RAM address can be read.
The implementation of any algorithm is thus reflected as a sequence of combinations of
SPU commands with the respective data path selections.
200
A.4 Standardised Processing Unit Controller (SPUC)
A.4.1 SPUC Entity Deﬁnition
Code snippet A.3 lays out the interface of the SPUC. The generics and ports are explained
in the subsequent sections.
Code snippet A.3: Entity definition of a SPUC
1 ENTITY SPUC IS
2 generic
3 (
4 −− the number of SPUs to be implemented in one SPUC in p a r a l l e l
5 m u l t i p l i c i t y : p o s i t i v e := 6 ;
6 −− LSB of the SPU_coeff (and SPU_result ) (LSB of SPU_value = 0)
7 LSB : natural := 8 ;
8 −− cycle s i z e of inputs to prev_result ( at l e a s t 4) for i n t e r l a c i n g
9 depth : p o s i t i v e := 4 ;
10
11 −− width of RAM address ports
12 RAM_depth : natural := 10;
13 −− width of SPU command vector ( only 8 i s supported up to now − could even be 6 only )
14 CMD_width : natural := 8 ;
15 −− width of the RAM entry for a f u l l CMD line , ca l cu l a t e s :
16 −− m u l t i p l i c i t y * (CMD_width + 2* m u l t i p l i c i t y ) + 2*RAM_depth + 1 −− 8 : b i t width of cmd; + 1 :
continue−b i t
17 RAM_width_CMD : p o s i t i v e := 141;
18 −− delay of the RAM from s e t t i n g read address to presenting read data
19 RAM_delay : p o s i t i v e := 1
20 ) ;
21 PORT
22 (
23 −− global design f u n c t i o n a l i t y
24 clk : in std _l o gi c := ’ 0 ’ ;
25 −− TODO: SPU_reset does not r e a l l y make sense here (and i s not r e a l l y taken into account )
26 SPU_reset : in std _l o gi c := ’ 0 ’ ;
27 −− RAM ports for a l l reconfigurable values :
28 RAM_clk : in std _l o gi c ;
29 −− RAM for complete CMD l i n e in the way ( only write ports ) :
30 −− [ continue−b i t ] | [ @value ] | [ @coeff ] | { [command] | [ v_sel ] | [ c_sel ] } _ { m u l t i p l i c i t y−1
downto 0}
31 RAM_CMD_addr : in std_logic_vector (RAM_depth−1 downto 0) ;
32 RAM_CMD_data : in std_logic_vector (RAM_width_CMD−1 downto 0) ;
33 RAM_CMD_wren : in std _l o gi c ;
34 −− RAM for c o e f f i c i e n t s ( only write ports ) :
35 RAM_c_addr : in std_logic_vector (RAM_depth−1 downto 0) ;
36 RAM_c_data : in std_logic_vector (35 downto 0) ;
37 RAM_c_wren : in std _l o gi c ;
38 −− RAM for values ( only write ports ) :
39 RAM_v_addr : in std_logic_vector (RAM_depth−1 downto 0) ;
40 RAM_v_data : in std_logic_vector (17 downto 0) ;
41 RAM_v_wren : in std _l o gi c ;
42
43 −− ports for SPU f u n c t i o n a l i t y :
44 −− address to indicate the s t a r t i n g point in the RAM_CMD
45 SPU_CMD_raddr : in std_logic_vector (RAM_depth−1 downto 0) ;
46 −− enable b i t to tag s t a r t i n g point
47 SPU_CMD_en : in std _l o gi c ;
48 −− r e s u l t of a l l SPUs
49 SPU_result : out r_port ( m u l t i p l i c i t y−1 downto 0)
50 ) ;
51 END SPUC;
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A.4.2 SPUC Generics
The generics LSB, depth and CMD_width are according to those defined in the SPU. Addi-
tionally, the following generics for a SPUC are introduced:
• multiplicity:
The number (n in figure A.4) of SPUs to be implemented in parallel in one SPUC.
Values up to 6 seem reasonable and acceptable in performance. Higher values will
dramatically decrease the maximum clock frequency of the design due to large mul-
tiplexing and routing issues.
• RAM_depth:
The width of the RAM address ports. This is, in the current implementation, the same
for all 3 implemented RAMs which can be changed easily. 2R AM_depth addresses will
be accessible.
• RAM_width_CMD:
The width of the higher level RAM entry for a full SPUC command line. This is a
function of multiplicity (n), CMD_width and RAM_depth and calculates as follows:
RAM_width_CMD = n × (CMD_width + 2 × n) + 2 × RAM_depth + 1
The +1 originates in the presence of the continue bit. To automatise this calculation,
the definition could also be exported into a predefined library.
• RAM_delay:
Delay of the RAM from setting read address to presenting read data. This number is
dependent on the chosen RAM implementation and can vary on other target devices.
A.4.3 SPUC Ports
The clock clk and global reset SPU_reset are defined as for the SPU. Additionally there are
the following ports:
• RAM_clk:
A write clock for the RAM. Read (clk) and write clock domain (RAM_clk) are sepa-
rated to grant independence. They can be chosen to be the same.
• RAM_CMD_addr:
Write address of the command RAM pointing to the sequence starting point. Width:
RAM_width.
• RAM_CMD_data:
A full SPUC command line for all SPUs (as RAM write port). Width: RAM_width. The
interpretation is given in section A.4.4.
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• RAM_CMD_wren:
Enable bit for writing actions to the full command line dedicated RAM.
• RAM_c_addr:
Write address of the RAM dedicated to the coefficients.
Width: RAM_width.
• RAM_c_data:
36-bit input port for the second calculation parameter ’coefficient’. Here the LSB ap-
plies (see generics of the SPU, section A.3.2).
• RAM_c_wren:
Enable bit for writing actions to the RAM dedicated to the coefficients.
• RAM_v_addr:
Write address of the RAM dedicated to the values.
Width: RAM_width.
• RAM_v_data:
18-bit input port for the first calculation parameter value.
• RAM_v_wren:
Enable bit for writing actions to the RAM dedicated to the values.
• SPU_CMD_raddr:
Address to indicate the starting point in the RAM dedicated to the command lines.
Width: RAM_width.
• SPU_CMD_en:
Enable bit to tag starting point: When set to '1' the data of the RAM dedicated to the
command line of address SPU_CMD_raddr is read and processed. This input is only
sensitive when the complete process is finished (in other terms: when a consecutive
command line (in the RAM) is found with continue bit = '0').
• SPU_result:
An array of multiplicity ports of the 36-bit results of all SPUs.
A.4.4 SPUC Command Line
A complete command line contains the continue bit, an address for the RAM dedicated
to the value, an address for the RAM dedicated the coefficient and a set of (SPU_command,
v_sel, c_sel) for all of the multiplicity SPUs in one SPUC. In detail the definition of one
command line is as follows (the bit groups in RAM_CMD_data(RAM_width_CMD-1 downto
0)), n denotes the multiplicity here:
203
A Programmable DSP Unit in an ALTERA® Stratix-IV FPGA
• (RAM_CMD_data'left):
continue bit
• (RAM_CMD_data'left-1 downto RAM_CMD_data'left-RAM_depth):
address of the RAM dedicated to the values
• (RAM_CMD_data'left-1 - RAM_depth downto
RAM_CMD_data'left - 2*RAM_depth):
address of the RAM dedicated to the coefficients
• (i*(2*n+CMD_width) + 2*n+cmd_width-1 downto
i*(2*n+CMD_width) + 2*n):
SPU_command of the i -th SPU (i : n-1 downto 0)
• (i*(2*n+CMD_width) + 2*n-1 downto
i*(2*n+CMD_width) + n):
v_sel of the i -th SPU (i : n-1 downto 0)
• (i*(2*n+CMD_width) + n-1 downto
i*(2*n+CMD_width)):
c_sel of the i -th SPU (i : n-1 downto 0)
A.4.5 SPUC Internals
A first block gen_SPUs generates a as many SPUs as defined by multiplicity. For the
SPU results an intermediate register stage (spu_results_reg) and a dedicated process are
introduced to push up the maximum frequency.
A second block gen_SPU_value_inputs generates a multiplexer for each i -th SPU value
input port: The default position is i , the number of the current SPU which represents to
select the RAM as input. For other values j 6= i the corresponding result of the j -th SPU is
selected, looping back all j 6= i SPU outputs to the i -th SPU input.
A third block generates the multiplexer for the coefficient input selector in the same man-
ner as done for the value input.
Three blocks, RAM_CMD, RAM_c and RAM_v instantiate the corresponding RAM blocks.
In a block make_SPU_organisation a number of depth state machines is introduced: As
the cycle length for a SPU is set to depth, it is only sensitive to new corresponding inputs
depth-1 cycles later. Nevertheless for RAM reading a certain latency is required from set-
ting the RAM reading address to obtaining the dedicated output data. RAM reading can
be arranged in a pipeline. The intention is to set up a cyclic pipeline of depth indepen-
dent RAM reading state machines that manage the single SPUs at each clock cycle in an
interleaved design.
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Therefore for each of these state machines a state_indicator (a bit word of width depth)
with initial setting b"0...010...0", '1' being at i -th position in the pipeline, is intro-
duced that arranges the correct RAM read address setting and data reading as well as the
checking of the continue bit.
When the state_indicator is in position "0...01", RAM reading is initialised: The pre-
vious RAM address is increased by 1 if the continue bit indicates another command to be
executed, otherwise SPU_CMD_en is checked and SPU_CMD_raddr is read if true. If none is
true, the RAM reading address is set to default (zero).
In the same process the next continue bit is evaluated when RAM read data is available
RAM_delay+2 cycles later. (Here the +2 originates from registers in the RAM read path.)
Another block select_RAM_CMD_addr cyclically selects the RAM_CMD_raddr by indexing to
the RAM reading address of the corresponding SPU state machine.
RAM_v_raddr and RAM_c_raddr are extracted directly from RAM_CMD_rdata.
The SPU_command, v_sel and c_sel are extracted from a delayed RAM_CMD_rdata due to
the fact that they have to be re-aligned in time to the coefficient and value read from the
respective RAMs that require again some reading latency.
A.5 Test Results
The design was created with Quartus-2, the ALTERA® FPGA development platform. A Stratix
IV EP4SGX290NF45 with 104 DSP-blocks served as target device. All test results (frequen-
cies, number of LUTs and registers) given in the following are obtained from Quartus-2
design reports only. The target device itself has not been programmed (as no interface
was added to the design), but the design was tested intensively in simulations with Model-
Sim.
As mentioned in the SPU section, for a single SPU implementation (without any pin allo-
cation) a frequency of 470 MHz was reached. 103 combined LUTs and 169 dedicated logic
registers are used and 4 DSP cells are occupied (the notation of the report refers to 18×18
cells and is rather confusing: the report mentions to have 832 DSP cells available; an 18×36-
High-Precision Multiplier-Adder consumes 4 of those 18×18 cells, so exactly one half-DSP).
The occupation of DSP cells was verified in the ALTERA® Chip Planner.
For comparison: In an earlier test, the frequency of a bare half-DSP implementation was
driven up to 480 MHz. The auxiliary multiplexer and loop-back registers thus have a slight
influence on the design performance.
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For the SPUC a satisfying result could be achieved: 400, 360 and 290 MHz were reached for
the multiplicities of 3, 4 and 6 respectively without any design constraints for the driving
clock.
Adding one output register (so the minimal cycle is 5 clocks) and constraining the driving
clock to 400 MHz the design recovered the performance of 418 MHz (at RAM_depth = 5).
As memory allocation was set to be chosen automatically during compilation, for small
values of RAM_depth (5 was tested) the intended RAM was implemented in registers. By
changing RAM_depth to the value of 10 (only this value was tested), the compiler occupied
block RAM and the design frequency slightly dropped to 395 MHz (this test implementation
was done for a multiplicity of 6).
A test-bench was created for the single SPU performance. A second test-bench for multi-
plicity = 3 was created to verify the functionality of the SPUC.
A.6 Conclusion and Outlook
The idea of a processing unit that is able to re-use the same hardware resources by looping
over them with a given flexibility on input data turned out to be feasible and compatible
with respect to a hard-coded algorithmic implementation.
Advantages of such a flexible implementation are obvious: Once the final complexity has
been decided for that flexible processing unit, the architecture is fixed but still open for any
possible algorithm that is parametrised by processing commands. Changing an algorithm
does not require to re-run the hardware design process and so does not affect the FPGA
firmware.
To make full use of the SPUC developed it would be necessary to elaborate a software com-
piler that translates high level programming language algorithms into a sequence of SPU
commands and produces the according RAM entries of SPUC command lines. That would
complete the flexibility of the SPUC and provide a handy tool for the implementation of
various algorithms using the same firmware without reprogramming the given hardware
device.
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Figure B.1: The hardware implementation scheme of the WFFC [98]: The time and data
flow is illustrated. From input (-5) to output (13), 18 clock cycles are required. An addi-
tional delay register (at the very end, not depicted) is optional (+1), which accumulates to
19 clock cycles in total. Those 19 clock cycles already include the time for ’waiting’ for the
’half-value’ sample, so the time of 4 (3 non zero and 1 zero sample at in front of the peak)
samples have to be added to get the total latency with respect to the initial pulse starting
point. With a hardware clock frequency of 320 MHz, 6.375 BCs are required in total. Note,
that pedestal subtraction is already included.
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C Auxiliary Filter Performance
C.1 Scenario with Signal Overlap, 〈Rs〉 = 0.01
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Figure C.1: Energy correlation (left) and relative energy difference (right) for the Deriva-
tive Filter with Maximum Finder in a scenario with signal overlap at 〈µ〉 = 80 and 〈Rs〉 =
0.01.
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Figure C.2: The energy correlation for different filters is shown for 〈µ〉 = 80 and 〈Rs〉 = 0.01.
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Figure C.3: Relative energy difference∆rel of algorithms based on the OF and WF in a sce-
nario with signal overlap for 〈µ〉 = 80 at signal rate 〈Rs〉 = 0.01.
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C.2 Scenario with Signal Overlap, 〈Rs〉 = 0.1
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Figure C.4: Energy correlation (left) and relative energy difference (right) for the Deriva-
tive Filter with Maximum Finder in a scenario with signal overlap at 〈µ〉 = 80 and 〈Rs〉 =
0.1.
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Figure C.5: The energy correlation for different filters is shown for 〈µ〉 = 80 and 〈Rs〉 = 0.1.
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Figure C.6: Relative energy difference∆rel of algorithms based on the OF and WF in a sce-
nario with signal overlap for 〈µ〉 = 80 at signal rate 〈Rs〉 = 0.1.
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Figure C.7: Signal detection efficiency (left) and fake efficiency (right) for varying η (Pre-
sampler, 〈µ〉 = 80, Rs = 0.02, δ= 10%)
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Figure C.8: Signal detection efficiency (left) and fake efficiency (right) for varying η (Front,
〈µ〉 = 80, Rs = 0.02, δ= 10%)
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Figure C.9: Signal detection efficiency (left) and fake efficiency (right) for varying η (Mid-
dle, 〈µ〉 = 80, Rs = 0.02, δ= 10%)
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Figure C.10: Signal detection efficiency (left) and fake efficiency (right) for varying η
(Back, 〈µ〉 = 80, Rs = 0.02, δ= 10%).
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Figure C.11: Signal detection efficiency (left) and fake efficiency (right) for varying η (Pre-
sampler, 〈µ〉 = 80, Rs = 0.02, δ= 20%)
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Figure C.12: Signal detection efficiency (left) and fake efficiency (right) for varying η
(Front, 〈µ〉 = 80, Rs = 0.02, δ= 20%)
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Figure C.13: Signal detection efficiency (left) and fake efficiency (right) for varying η (Mid-
dle, 〈µ〉 = 80, Rs = 0.02, δ= 20%)
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Figure C.14: Signal detection efficiency (left) and fake efficiency (right) for varying η
(Back, 〈µ〉 = 80, Rs = 0.02, δ= 20%).
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Figure C.15: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Presampler, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.16: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Front layer, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.17: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Middle layer, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.18: Signal detection efficiency (left) and fake efficiency (right) for varying ∆t
(Back layer, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.19: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.20: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 200, Rs = 0.02, δ= 20%).
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Figure C.21: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Middle, 〈µ〉 = 200, Rs = 0.02, δ= 80%).
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Figure C.22: Resolution for σ(∆ϕ) = 8ns for energy depositions that have been recon-
structed at least at least significant bit value (left) in comparison to the resolution taking
into account all energy depositions (right), (Middle, 〈µ〉 = 200, Rs = 0.02).
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Figure C.23: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 80, Rs = 0.02, δ= 5%).
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Figure C.24: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 80, Rs = 0.02, δ= 20%).
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Figure C.25: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 80, Rs = 0.02, δ= 80%).
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Figure C.26: Resolution for σ(∆ϕ) = 8ns for energy depositions that have been recon-
structed at least at least significant bit value (left) in comparison to the resolution taking
into account all energy depositions (right), (Front, 〈µ〉 = 80, Rs = 0.02).
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Figure C.27: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 200, Rs = 0.02, δ= 5%).
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Figure C.28: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 200, Rs = 0.02, δ= 20%).
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Figure C.29: Signal detection efficiency (left) and fake efficiency (right) for varying σ(∆ϕ)
(Front, 〈µ〉 = 200, Rs = 0.02, δ= 80%).
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Figure C.30: Resolution for σ(∆ϕ) = 8ns for energy depositions that have been recon-
structed at least at least significant bit value (left) in comparison to the resolution taking
into account all energy depositions (right), (Front, 〈µ〉 = 200, Rs = 0.02).
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